共 50 条
- [4] An efficient reliability estimation method for gate-level circuit [J]. Cai, S. (csustcs4002@163.com), 1600, Science Press (35):
- [5] Combine lower level factors in gate-level circuit reliability estimation model [J]. Wang, Z. (wangzhenqq@gmail.com), 1600, Binary Information Press (10):
- [6] A Method of Gate-level Circuit Reliability Estimation Based on Iterative PTM Model [J]. 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2011, : 276 - 277
- [8] A dynamic timing delay for accurate gate-level circuit simulation [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 325 - 327
- [9] A Method of Gate-Level Circuit Yield Calculation Based on PTM [J]. ADVANCES IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2017, 107 : 674 - 684
- [10] Gate-Level Modeling for CMOS Circuit Simulation with Ultimate FinFETs [J]. PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 22 - 29