Gate-Level Circuit Reliability Analysis: A Survey

被引:8
|
作者
Xiao, Ran [1 ]
Chen, Chunhong [1 ]
机构
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada
关键词
D O I
10.1155/2014/529392
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Circuit reliability has become a growing concern in today's nanoelectronics, which motivates strong research interest over the years in reliability analysis and reliability-oriented circuit design. While quite a few approaches for circuit reliability analysis have been reported, there is a lack of comparative studies on their pros and cons in terms of both accuracy and efficiency. This paper provides an overview of some typical methods for reliability analysis with focus on gate-level circuits, large or small, with or without reconvergent fanouts. It is intended to help the readers gain an insight into the reliability issues, and their complexity as well as optional solutions. Understanding the reliability analysis is also a first step towards advanced circuit designs for improved reliability in the future research.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] A fast model for analysis and improvement of gate-level circuit reliability
    Chen, Chunhong
    Xiao, Ran
    [J]. INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 107 - 115
  • [2] Aging-Aware Gate-Level Modeling for Circuit Reliability Analysis
    Zhang, Zuodong
    Wang, Runsheng
    Shen, Xuguang
    Wu, Dehuang
    Zhang, Jiayang
    Zhang, Zhe
    Wang, Joddy
    Huang, Ru
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4201 - 4207
  • [3] Implementation and Analysis of Probabilistic Methods for Gate-Level Circuit Reliability Estimation
    王真
    江建慧
    杨光
    [J]. Tsinghua Science and Technology, 2007, (S1) : 32 - 38
  • [4] An efficient reliability estimation method for gate-level circuit
    [J]. Cai, S. (csustcs4002@163.com), 1600, Science Press (35):
  • [5] Combine lower level factors in gate-level circuit reliability estimation model
    [J]. Wang, Z. (wangzhenqq@gmail.com), 1600, Binary Information Press (10):
  • [6] A Method of Gate-level Circuit Reliability Estimation Based on Iterative PTM Model
    Xiao, Jie
    Jiang, Jianhui
    Zhu, Xuguang
    Ouyang, Chengtian
    [J]. 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2011, : 276 - 277
  • [7] Simulated fault injection methodology for gate-level quantum circuit reliability assessment
    Udrescu, Mihai
    Prodan, Lucian
    Vladutiu, Mircea
    [J]. SIMULATION MODELLING PRACTICE AND THEORY, 2012, 23 : 60 - 70
  • [8] A dynamic timing delay for accurate gate-level circuit simulation
    Tang, T
    Zhou, X
    [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 325 - 327
  • [9] A Method of Gate-Level Circuit Yield Calculation Based on PTM
    Xiao, Jie
    Lee, William
    Yang, Xuhua
    Hu, Haigen
    Huang, Yujiao
    [J]. ADVANCES IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2017, 107 : 674 - 684
  • [10] Gate-Level Modeling for CMOS Circuit Simulation with Ultimate FinFETs
    Chevillon, Nicolas
    Madec, Morgan
    Lallement, Christophe
    [J]. PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 22 - 29