共 50 条
- [41] AC TDDB Analysis for Circuit-Level Gate Oxide Wearout Reliability Assessment [J]. 2016 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2016, : 73 - 76
- [43] Improving Gate-Level Simulation of Quantum Circuits [J]. QUANTUM INFORMATION PROCESSING, 2003, 2 (05) : 347 - 380
- [45] RTL power optimization with gate-level accuracy [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 39 - 45
- [46] Exploiting behavioral information in gate-level ATPG [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 141 - 148
- [48] New approach in gate-level glitch modelling [J]. EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 66 - 71
- [49] Temporal Parallel Gate-level Timing Simulation [J]. HLDVT: 2008 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2008, : 111 - +