Gate-Level Circuit Reliability Analysis: A Survey

被引:8
|
作者
Xiao, Ran [1 ]
Chen, Chunhong [1 ]
机构
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada
关键词
D O I
10.1155/2014/529392
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Circuit reliability has become a growing concern in today's nanoelectronics, which motivates strong research interest over the years in reliability analysis and reliability-oriented circuit design. While quite a few approaches for circuit reliability analysis have been reported, there is a lack of comparative studies on their pros and cons in terms of both accuracy and efficiency. This paper provides an overview of some typical methods for reliability analysis with focus on gate-level circuits, large or small, with or without reconvergent fanouts. It is intended to help the readers gain an insight into the reliability issues, and their complexity as well as optional solutions. Understanding the reliability analysis is also a first step towards advanced circuit designs for improved reliability in the future research.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] GLA: Gate-Level Abstraction Revisited
    Mishchenko, Alan
    Een, Niklas
    Brayton, Robert
    Baumgartner, Jason
    Mony, Hari
    Nalla, Pradeep
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1399 - 1404
  • [32] An approximated soft error analysis technique for gate-level designs
    Kwon, Soongyu
    Park, Jong Kang
    Kim, Jong Tae
    [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (10):
  • [33] 2022 CAD Contest Problem A: Learning Arithmetic Operations from Gate-Level Circuit
    Chou, Chung-Han
    Hsu, Chih-Jen
    Wu, Chi-An
    Tu, Kuan-Hua
    [J]. 2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [34] A Compact Model of Negative Bias Temperature Instability Suitable for Gate-Level Circuit Simulation
    Liu, Xu
    Bernardini, Alessandro
    Schlichtmann, Ulf
    Zhou, Xing
    [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 76 - 80
  • [35] Redesign for Untrusted Gate-level Netlists
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 219 - 220
  • [36] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    [J]. QUANTUM COMMUNICATION, MEASUREMENT AND COMPUTING, PROCEEDINGS, 2003, : 311 - 314
  • [37] Selective State Retention Power Gating Based on Gate-Level Analysis
    Greenberg, Shlomo
    Rabinowicz, Joseph
    Tsechanski, Ron
    Paperno, Eugene
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (04) : 1095 - 1104
  • [38] Dana universal dataflow analysis for gate-level netlist reverse engineering
    Albartus, Nils
    Hoffmann, Max
    Temme, Sebastian
    Azriel, Leonid
    Paar, Christof
    [J]. 2020, Ruhr-University of Bochum (2020): : 309 - 336
  • [39] Single-Triggered Hardware Trojan Identification Based on Gate-Level Circuit Structural Characteristics
    Chen, Fuqiang
    Liu, Qiang
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [40] Fast Gate-level Simulation and Power Analysis For High Performance Microprocessor
    Zhang, Yiwei
    Zhang, Ge
    [J]. ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1155 - +