Gate-level simulation of quantum circuits

被引:0
|
作者
Viamontes, GF [1 ]
Rajagopalan, M [1 ]
Markov, IL [1 ]
Hayes, JP [1 ]
机构
[1] Univ Michigan, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Simulating quantum computation on a classical computer is a difficult problem. The matrices (operators) representing quantum gates, and vectors modeling qubit states grow exponentially with an increase in the number of qubits. However, by using a new data structure called the Quantum Information Decision Diagram (QuIDD) that exploits the structure of quantum operators, many of these matrices and vectors can be represented in a form that grows polynomially. Using QuIDDs, we implemented a general-purpose quantum computing simulator in C++ called QuIDDPro and tested it on Grover's algorithm. We observed that our QuIDD technique asymptotically outperforms other known simulation techniques.
引用
收藏
页码:311 / 314
页数:4
相关论文
共 50 条
  • [1] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 295 - 301
  • [2] Improving Gate-Level Simulation of Quantum Circuits
    Viamontes, George F.
    Markov, Igor L.
    Hayes, John P.
    [J]. QUANTUM INFORMATION PROCESSING, 2003, 2 (05) : 347 - 380
  • [3] Improving Gate-Level Simulation of Quantum Circuits
    George F. Viamontes
    Igor L. Markov
    John P. Hayes
    [J]. Quantum Information Processing, 2003, 2 : 347 - 380
  • [4] GATE-LEVEL SIMULATION
    DABREU, MA
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (06): : 63 - 71
  • [5] Gate-level current waveform simulation of CMOS integrated circuits
    Bogliolo, A
    Benini, L
    DeMicheli, G
    Ricco, B
    [J]. 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 109 - 112
  • [6] Gate-level power and current simulation of CMOS integrated circuits
    Bogliolo, A
    Benini, L
    DeMicheli, G
    Ricco, B
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) : 473 - 488
  • [7] A gate-level timing model for SOI circuits
    Shahriari, M
    Naim, FN
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 795 - 798
  • [8] Gate-Level Simulation with GPU Computing
    Chatterjee, Debapriya
    Deorio, Andrew
    Bertacco, Valeria
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (03)
  • [9] Design and Applications of Approximate Circuits by Gate-Level Pruning
    Schlachter, Jeremy
    Camus, Vincent
    Palem, Krishna V.
    Enz, Christian
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1694 - 1702
  • [10] Evolutionary design of gate-level polymorphic digital circuits
    Sekanina, L
    [J]. APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 185 - 194