共 50 条
- [1] Gate-level simulation of quantum circuits [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 295 - 301
- [3] Improving Gate-Level Simulation of Quantum Circuits [J]. Quantum Information Processing, 2003, 2 : 347 - 380
- [5] Gate-level current waveform simulation of CMOS integrated circuits [J]. 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 109 - 112
- [7] A gate-level timing model for SOI circuits [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 795 - 798
- [10] Evolutionary design of gate-level polymorphic digital circuits [J]. APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 185 - 194