Built-in self test for content addressable memories

被引：0
|
作者：
Kang, YS
Lee, JC
Kang, SH
机构：
来源：
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS | 1997年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new parallel test algorithm and a Built-in Self Test(BIST) architecture far an efficient testing of various types of functional faults in Content Addressable Memories(CAMs) are developed. fn test mode, the read operation is replaced by one parallel content addressable search operation and the writing operation is performed parallely with small peripheral circuit modifications. The results show that an efficient and practical testing with very low complexity and area overhead can be achieved.
引用
收藏
页码：48 / 53
页数：6
相关论文
共 50 条
  • [31] Modeling and simulation of finite state machine memory built-in self test architecture for embedded memories
    Haron, Nor Zaidi
    Yunus, Sit Aisah Mat Junos
    Razak, Abdul Hadi Abdul
    Idris, Mohd. Yamani Idna
    2007 ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS, PROCEEDINGS, 2007, : 397 - +
  • [32] BUILT-IN SELF-TESTING OF RANDOM-ACCESS MEMORIES
    FRANKLIN, M
    SALUJA, KK
    COMPUTER, 1990, 23 (10) : 45 - 56
  • [33] Built-In Self-Configurable Architecture for Memristor Based Memories
    Ravi, V
    Chitra, K.
    Prabaharan, S. R. S.
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2019, 12 (04): : 385 - 400
  • [34] A Built-in Self-Repair Architecture for Random Access Memories
    Patnaik, Sanjay
    Ravi, V.
    NANOELECTRONIC MATERIALS AND DEVICES, VOL III, 2018, 466 : 133 - 146
  • [35] Synthesis for arithmetic built-in self-test
    Stroele, Albrecht P.
    Proceedings of the IEEE VLSI Test Symposium, 2000, : 165 - 170
  • [36] BUILT-IN SELF-TEST OF THE MACROLAN CHIP
    ILLMAN, R
    CLARKE, S
    IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (02): : 29 - 40
  • [37] Testing and built-in self-test - A survey
    Steininger, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (09) : 721 - 747
  • [38] BUILT-IN SELF-TEST OF A CMOS ALU
    CERNY, E
    ABOULHAMID, M
    BOIS, G
    CLOUTIER, J
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 38 - 48
  • [39] Built-in self-test of FPGA interconnect
    Stroud, C
    Wijesuriya, S
    Hamilton, C
    Abramovici, M
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 404 - 411
  • [40] Built-in self-test with an alternating output
    Bogue, T
    Gossel, M
    Jurgensen, H
    Zorian, Y
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 180 - 184
12345