共 50 条
- [1] New built-in self-test scheme for SoC interconnect [J]. WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 4, 2005, : 19 - 24
- [2] The Study on Built-in Self-test Method Based on FPGA [J]. INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION TECHNOLOGY AND INTELLECTUALIZATION (ICEITI 2016), 2016, : 416 - 420
- [4] Novel technique for built-in self-test of FPGA interconnects [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 795 - 803
- [5] On Built-In Self-Test for Adders [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (06): : 343 - 346
- [6] On Built-In Self-Test for Multipliers [J]. IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE, 2010, : 25 - 28