A new method of test generation for sequential circuits

被引:2
|
作者
Hou, Yanli [1 ]
Zhao, Chunhui [1 ]
Liao, Yanping [1 ]
机构
[1] Harbin Engn Univ, Sch Informat & Commun Engn, Harbin, Peoples R China
关键词
D O I
10.1109/ICCCAS.2006.285109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The constant development of integrated circuits makes the automatic test pattern generation problem of sequential circuits a challenging area. Test generation procedures based on genetic algorithm (GA) have been showed to be effective in achieving high fault coverage. This paper presents a new approach to the test generation,for synchronous sequential circuits. In this work, we address the problem of the automation test sequences generation based on particle swarm optimization (PSO) and fault simulation for sequential circuits. We emphasize three aspects: initialization, test sequence generation and test set compaction. Experimental results illustrate the effectiveness of the approach. PSO-based STPG is generally superior to GA-based STPG in terms of achieved fault coverage and required CPU time.
引用
收藏
页码:2181 / 2185
页数:5
相关论文
共 50 条
  • [41] A new approach to test generation for combinational circuits
    赵春晖
    侯艳丽
    胡佳伟
    兰海燕
    [J]. Journal of Harbin Institute of Technology(New series), 2009, (01) : 61 - 65
  • [42] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION
    CHO, K
    BRYANT, RE
    [J]. 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
  • [43] Analysis of Optimization Algorithms in Automated Test Pattern Generation for Sequential Circuits
    Alateeq, Majed M.
    Pedrycz, Witold
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2017, : 1834 - 1839
  • [44] On primitive fault test generation in non-scan sequential circuits
    Tekumalla, RC
    Menon, PR
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 275 - 282
  • [45] Automatic test pattern generation for sequential circuits using genetic algorithms
    Rajesh, V
    Jain, A
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 270 - 273
  • [46] Formal test generation for sequential circuits using global temporal logic
    He, XH
    Li, XW
    [J]. CAD/ GRAPHICS TECHNOLOGY AND ITS APPLICATIONS, PROCEEDINGS, 2003, : 347 - 348
  • [48] Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits
    Peter A. Krauss
    Andreas Ganz
    Kurt J. Antreich
    [J]. Journal of Electronic Testing, 1997, 11 : 227 - 245
  • [49] GENTEST - AN AUTOMATIC TEST-GENERATION SYSTEM FOR SEQUENTIAL-CIRCUITS
    CHENG, WT
    CHAKRABORTY, TJ
    [J]. COMPUTER, 1989, 22 (04) : 43 - 49
  • [50] A parallel approach solving the test generation problem for synchronous sequential circuits
    Dahmen, HC
    Gläser, U
    Vierhaus, HT
    [J]. PARALLEL COMPUTING: FUNDAMENTALS, APPLICATIONS AND NEW DIRECTIONS, 1998, 12 : 549 - 556