共 50 条
- [42] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION [J]. 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
- [43] Analysis of Optimization Algorithms in Automated Test Pattern Generation for Sequential Circuits [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2017, : 1834 - 1839
- [44] On primitive fault test generation in non-scan sequential circuits [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 275 - 282
- [45] Automatic test pattern generation for sequential circuits using genetic algorithms [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 270 - 273
- [46] Formal test generation for sequential circuits using global temporal logic [J]. CAD/ GRAPHICS TECHNOLOGY AND ITS APPLICATIONS, PROCEEDINGS, 2003, : 347 - 348
- [48] Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits [J]. Journal of Electronic Testing, 1997, 11 : 227 - 245
- [50] A parallel approach solving the test generation problem for synchronous sequential circuits [J]. PARALLEL COMPUTING: FUNDAMENTALS, APPLICATIONS AND NEW DIRECTIONS, 1998, 12 : 549 - 556