A new method of test generation for sequential circuits

被引:2
|
作者
Hou, Yanli [1 ]
Zhao, Chunhui [1 ]
Liao, Yanping [1 ]
机构
[1] Harbin Engn Univ, Sch Informat & Commun Engn, Harbin, Peoples R China
关键词
D O I
10.1109/ICCCAS.2006.285109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The constant development of integrated circuits makes the automatic test pattern generation problem of sequential circuits a challenging area. Test generation procedures based on genetic algorithm (GA) have been showed to be effective in achieving high fault coverage. This paper presents a new approach to the test generation,for synchronous sequential circuits. In this work, we address the problem of the automation test sequences generation based on particle swarm optimization (PSO) and fault simulation for sequential circuits. We emphasize three aspects: initialization, test sequence generation and test set compaction. Experimental results illustrate the effectiveness of the approach. PSO-based STPG is generally superior to GA-based STPG in terms of achieved fault coverage and required CPU time.
引用
收藏
页码:2181 / 2185
页数:5
相关论文
共 50 条
  • [31] TEST-GENERATION FOR PRESETTABLE SYNCHRONOUS SEQUENTIAL-CIRCUITS
    WANG, JF
    KUO, TY
    CHEN, PC
    LEE, JY
    [J]. 1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 155 - 158
  • [32] A TEST-PATTERN-GENERATION ALGORITHM FOR SEQUENTIAL-CIRCUITS
    AUTH, E
    SCHULZ, MH
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1991, 8 (02): : 72 - 86
  • [33] Generation of test sequences with low power dissipation for sequential circuits
    Higami, Y
    Kobayashi, S
    Takamatsu, Y
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 530 - 536
  • [34] Combinational Test Generation for Transition Faults in Acyclic Sequential Circuits
    Shi Hui
    Ran Feng
    Zhang Jinyi
    [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 398 - 402
  • [35] TEST-GENERATION AND VERIFICATION FOR HIGHLY SEQUENTIAL-CIRCUITS
    GHOSH, A
    DEVADAS, S
    NEWTON, AR
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (05) : 652 - 667
  • [36] A diagnostic test generation procedure for synchronous sequential circuits based on test elimination
    Pomeranz, I
    Reddy, SM
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1074 - 1083
  • [37] A novel method of test generation for asynchronous circuits
    Vasudevan, Dilip P.
    [J]. IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 21 - 24
  • [38] COMET - A NEW METHOD FOR THE DETERMINISTIC TEST PATTERN GENERATION IN C-CIRCUITS
    DOKOUZYANNIS, SP
    KONTOLEON, JM
    [J]. MICROELECTRONICS AND RELIABILITY, 1994, 34 (11): : 1761 - 1775
  • [39] Test generation for sequential circuits using state transition diagram and test generation for combinatorial circuit part
    Hasegawa, T
    Miura, K
    Ohmameuda, T
    Ito, H
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (08): : 20 - 28
  • [40] A method of test generation for acyclic sequential circuits using single stuck-at fault combinational ATPG
    Ichihara, H
    Inoue, T
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3072 - 3078