共 50 条
- [21] Deterministic test pattern generation techniques for sequential circuits [J]. ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 538 - 543
- [22] A TEST-GENERATION PROGRAM FOR SEQUENTIAL-CIRCUITS [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (01): : 115 - 119
- [23] A partitioning and storage based built-in test pattern generation method for synchronous sequential circuits [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 148 - 153
- [24] AN ALGEBRAIC TEST-GENERATION PROCEDURE FOR SEQUENTIAL-CIRCUITS [J]. ALTA FREQUENZA, 1984, 53 (03): : 126 - 142
- [27] 2 TEST-GENERATION METHODS FOR SEQUENTIAL-CIRCUITS [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1942 - 1945
- [28] Test generation for synchronous sequential circuits to reduce storage requirements [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 446 - 451
- [29] Combinational test generation for various classes of acyclic sequential circuits [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1078 - 1087
- [30] An extended class of sequential circuits with combinational test generation complexity [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 200 - 205