A new method of test generation for sequential circuits

被引:2
|
作者
Hou, Yanli [1 ]
Zhao, Chunhui [1 ]
Liao, Yanping [1 ]
机构
[1] Harbin Engn Univ, Sch Informat & Commun Engn, Harbin, Peoples R China
关键词
D O I
10.1109/ICCCAS.2006.285109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The constant development of integrated circuits makes the automatic test pattern generation problem of sequential circuits a challenging area. Test generation procedures based on genetic algorithm (GA) have been showed to be effective in achieving high fault coverage. This paper presents a new approach to the test generation,for synchronous sequential circuits. In this work, we address the problem of the automation test sequences generation based on particle swarm optimization (PSO) and fault simulation for sequential circuits. We emphasize three aspects: initialization, test sequence generation and test set compaction. Experimental results illustrate the effectiveness of the approach. PSO-based STPG is generally superior to GA-based STPG in terms of achieved fault coverage and required CPU time.
引用
收藏
页码:2181 / 2185
页数:5
相关论文
共 50 条
  • [21] Deterministic test pattern generation techniques for sequential circuits
    Hamzaoglu, I
    Patel, JH
    [J]. ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 538 - 543
  • [22] A TEST-GENERATION PROGRAM FOR SEQUENTIAL-CIRCUITS
    MACII, E
    MEO, AR
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (01): : 115 - 119
  • [23] A partitioning and storage based built-in test pattern generation method for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 148 - 153
  • [24] AN ALGEBRAIC TEST-GENERATION PROCEDURE FOR SEQUENTIAL-CIRCUITS
    MEO, AR
    MEZZALAMA, M
    PRINETTO, P
    [J]. ALTA FREQUENZA, 1984, 53 (03): : 126 - 142
  • [25] Combinational automatic test pattern generation for acyclic sequential circuits
    Kim, YC
    Agrawal, VD
    Saluja, KK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 948 - 956
  • [26] TEST SEQUENCE GENERATION FOR SEQUENTIAL-CIRCUITS WITH DISTINGUISHING SEQUENCES
    HIGAMI, Y
    KAJIHARA, S
    KINOSHITA, K
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (10) : 1730 - 1737
  • [27] 2 TEST-GENERATION METHODS FOR SEQUENTIAL-CIRCUITS
    HAYASHI, T
    HATAYAMA, K
    ISHIYAMA, S
    TAKAKURA, M
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1942 - 1945
  • [28] Test generation for synchronous sequential circuits to reduce storage requirements
    Pomeranz, I
    Reddy, SM
    [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 446 - 451
  • [29] Combinational test generation for various classes of acyclic sequential circuits
    Kim, YC
    Agrawal, VD
    Saluja, KK
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1078 - 1087
  • [30] An extended class of sequential circuits with combinational test generation complexity
    Inoue, M
    Jinno, C
    Fujiwara, H
    [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 200 - 205