共 50 条
- [3] A new test generation algorithm for combinational logic circuits [J]. ISTM/2001: 4TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2001, : 953 - 957
- [6] REALISTIC APPROACH TO DETECTION TEST SET GENERATION FOR COMBINATIONAL LOGIC CIRCUITS [J]. COMPUTER JOURNAL, 1972, 15 (03): : 238 - +
- [7] A fuzzy test generation algorithm for combinational circuits [J]. ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 1129 - 1130