共 50 条
- [2] A new test generation algorithm for combinational logic circuits ISTM/2001: 4TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2001, : 953 - 957
- [5] REALISTIC APPROACH TO DETECTION TEST SET GENERATION FOR COMBINATIONAL LOGIC CIRCUITS COMPUTER JOURNAL, 1972, 15 (03): : 238 - +
- [6] A fuzzy test generation algorithm for combinational circuits ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 1129 - 1130
- [10] Performance analysis of parallel test generation for combinational circuits IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (09): : 1257 - 1265