Minimal march test algorithm for detection of linked static faults in random access memories

被引：12
|
作者：
Harutunyan, G. [1 ]
Vardanian, V. A. [1 ]
Zorian, Y. [2 ]
机构：
[1] Virage Log, 15-1 Khorenatsi Str, Yerevan 375010, Armenia
[2] Virage Log, Fremont, CA 94538 USA
来源：
24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/VTS.2006.46
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a new notion of 2-composite static faults covering all unlinked and (realistic) linked static faults is introduced. We have introduced 120 new linked fault primitives missing in the paper by Hamdioui et al (IEEE TCAD 2004), thus extending the universe of linked fault primitives known before by 25%. A March test algorithm of length 23N (N - number of memory words) for detection of linked static faults in Random Access Memories is proposed. It reduces the length of a previously known algorithm (Hamdioui et al, IEEE TCAD 2004) by 18N. We proved the proposed test is of minimum length.
引用
收藏
页码：120 / +
页数：2
相关论文
共 50 条
  • [21] A 22n March test for realistic static linked faults in SRAMs
    Benso, A.
    Bosio, A.
    Di Carlo, S.
    Di Natale, G.
    Prinetto, P.
    [J]. ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 49 - +
  • [22] DETECTION OF PATTERN-SENSITIVE FAULTS IN RANDOM-ACCESS MEMORIES
    HAYES, JP
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (02) : 150 - 157
  • [23] A New Test Algorithm and Fault Simulator of Simplified Three-Cell Coupling Faults for Random Access Memories
    Wu, Tiancheng
    Fan, Weikang
    Gu, Yuefeng
    Fan, Feifan
    Li, Qiuhong
    [J]. IEEE ACCESS, 2024, 12 : 109218 - 109229
  • [24] Fault simulation and test algorithm generation for random access memories
    Wu, CF
    Huang, CT
    Cheng, KL
    Wu, CW
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (04) : 480 - 490
  • [25] OPTIMAL ALGORITHM FOR TESTING STUCK-AT FAULTS IN RANDOM-ACCESS MEMORIES
    KNAIZUK, J
    HARTMANN, CRP
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (11) : 1141 - 1144
  • [26] March LR: A test for realistic linked faults
    vandeGoor, AJ
    Gaydadjiev, GN
    Yarmolik, VN
    Mikitjuk, VG
    [J]. 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 272 - 280
  • [27] Generating complete and optimal march tests for linked faults in memories
    Al-Harbi, SM
    Gupta, SK
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 254 - 261
  • [28] A REALISTIC FAULT MODEL AND TEST ALGORITHMS FOR STATIC RANDOM-ACCESS MEMORIES
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (06) : 567 - 572
  • [29] OPTIMAL ALGORITHM FOR TESTING STUCK-AT FAULTS IN RANDOM-ACCESS MEMORIES - COMMENT
    NAIR, R
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (03) : 258 - 261
  • [30] March test for 3-coupling faults in random-access memories. A built-in self-testing logic design
    Caşcaval, Petru
    Silion, Radu
    [J]. WSEAS Transactions on Computers, 2007, 6 (02): : 215 - 222
12345