Topology adaptive network-on-chip design and implementation

被引:29
|
作者
Bartic, TA
Mignolet, JY
Nollet, V
Marescaux, T
Verkest, D
Vernalde, S
Lauwereins, R
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Louvain, Belgium
[3] Vrije Univ Brussels, Brussels, Belgium
来源
关键词
D O I
10.1049/ip-cdt:20045016
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-chip designs promise to offer considerable advantages over the traditional bus-based designs in solving the numerous technological, economic and productivity problems associated with billion-transistor system-on-chip development. The authors believe that different types of networks will be required, depending on the application domain. Therefore, a very flexible network design is proposed that is highly scalable, and can be easily changed to accomodate various needs. A network-on-chip design, realised as part of the platform that the authors are developing for reconfigurable systems, is presented. This design is suitable for building networks with irregular topologies, and with low latency and high throughput.
引用
收藏
页码:467 / 472
页数:6
相关论文
共 50 条
  • [21] Mesh-connected rings topology for network-on-chip
    LIU You-yao
    GAO Meng
    The Journal of China Universities of Posts and Telecommunications, 2013, (05) : 30 - 36
  • [22] A Mesh-Connected Rings Topology for Network-on-Chip
    Liu Youyao
    Han Jungang
    2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 719 - 724
  • [23] Mesh-connected rings topology for network-on-chip
    LIU You-yao
    GAO Meng
    The Journal of China Universities of Posts and Telecommunications, 2013, 20 (05) : 30 - 36
  • [24] Sparse Hamming Graph: A Customizable Network-on-Chip Topology
    Iff, Patrick
    Besta, Maciej
    Cavalcante, Matheus
    Fischer, Tim
    Benini, Luca
    Hoefler, Torsten
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [25] Mesh-connected rings topology for network-on-chip
    Liu, You-Yao
    Gao, Meng
    Journal of China Universities of Posts and Telecommunications, 2013, 20 (05): : 30 - 36
  • [26] Clustermesh: a topology for three-dimensional network-on-chip
    Wang, Junhui
    Gu, Huaxi
    Yang, Yintang
    IEICE ELECTRONICS EXPRESS, 2012, 9 (15): : 1254 - 1259
  • [27] Implementation and Verification of the Argo Network-on-Chip in Chisel
    Hesse, Kasper
    2023 26TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, DSD 2023, 2023, : 782 - 787
  • [28] Reconfigurable Router Design for Network-On-Chip
    Mathew, Minu
    Mugilan, D.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
  • [29] Network-on-Chip design and synthesis outlook
    Atienza, David
    Angiolini, Federico
    Murali, Srinivasan
    Pullini, Antonio
    Benini, Luca
    De Micheli, Giovanni
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (03) : 340 - 359
  • [30] A MapReduce framework implementation for Network-on-Chip platforms
    Gyftakis, Konstantinos
    Anagnostopoulos, Iraklis
    Soudris, Dimitrios
    Reisis, Dionysios
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 120 - 123