Mesh-connected rings topology for network-on-chip

被引:0
|
作者
LIU You-yao [1 ]
GAO Meng [1 ]
机构
[1] School of Electronic Engineering, Xi’an University of Posts & Telecommunications
基金
美国国家科学基金会;
关键词
SOC; NOC; network topology; routing algorithms; performance evaluation;
D O I
暂无
中图分类号
TN47 [大规模集成电路、超大规模集成电路];
学科分类号
080903 ; 1401 ;
摘要
With the feature size of semiconductor technology reducing and intellectual property(IP)cores increasing,on-chip interconnection network architectures have a great influence on the performance and area of system-on-chip(SoC)design.Focusing on trade-off performance,cost and implementation,a regular network-on-chip(NoC)architecture which is mesh-connected rings(MCR)interconnection network is proposed.The topology of MCR is simple,planar and scalable in architecture,which combines mesh with ring.A detailed theoretical analysis for MCR and mesh is given,and a simulation analysis based on the virtual channel router with wormhole switching is also presented.The results compared with the general mesh architecture show that MCR has better performance,especially in local traffics and low loads,and lower cost.
引用
收藏
页码:30 / 36
页数:7
相关论文
共 50 条
  • [1] A Mesh-Connected Rings Topology for Network-on-Chip
    Liu Youyao
    Han Jungang
    [J]. 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 719 - 724
  • [2] Mesh-connected rings topology for network-on-chip
    LIU You-yao
    GAO Meng
    [J]. TheJournalofChinaUniversitiesofPostsandTelecommunications., 2013, 20 (05) - 36
  • [3] A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
    Md. Hasan Furhad
    Jong-Myon Kim
    [J]. The Journal of Supercomputing, 2014, 69 : 766 - 792
  • [4] A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
    Furhad, Md Hasan
    Kim, Jong-Myon
    [J]. JOURNAL OF SUPERCOMPUTING, 2014, 69 (02): : 766 - 792
  • [5] A Novel On-Chip Interconnection Topology for Mesh-Connected Processor Arrays
    Wang, Xiaofang
    [J]. IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 450 - 451
  • [6] Network-on-Chip Implementation of Midimew-Connected Mesh Network
    Awal, Md Rabiul
    Rahman, M. M. Hafizur
    [J]. 2013 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT), 2013, : 265 - 271
  • [7] A Topology for Network-on-Chip
    Kalita, Alakesh
    Ray, Kaushik
    Biswas, Abhijit
    Hussain, Md. Anwar
    [J]. 2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,
  • [8] A Novel Mesh-based Hierarchical Topology for Network-on-Chip
    Kong, Feng
    Han, Guo-dong
    Shen, Jian-liang
    [J]. 2014 5TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2014, : 1080 - 1083
  • [9] A novel mesh-based hierarchical topology for network-on-chip
    Kong, Feng
    Han, Guo-Dong
    Shen, Jian-Liang
    Jian, Gang
    [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (10): : 2536 - 2540
  • [10] SYSTOLIC SORTING ON A MESH-CONNECTED NETWORK
    LANG, HW
    SCHIMMLER, M
    SCHMECK, H
    SCHRODER, H
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (07) : 652 - 658