A Mesh-Connected Rings Topology for Network-on-Chip

With the feature size of semiconductor technology reduced and (Intellectual Properties) IP cores increased, on chip interconnection network architectures have a great influence on the performance and area of System-on-Chip(SoC) design. Focusing on trade-off performance, cost and implementation, a regular Network-on-Chip ( NoC ) architecture, named Mesh-Connected Rings (MCR) interconnection network, is proposed. The topology of MCR is simple, planar and scalable in architecture, which combines Mesh with Ring. A detailed theoretical analysis for MCR and Mesh is given, and a simulation analysis based on the virtual channel router with wormhole switching is also presented. The results compared with the general Mesh architecture show that MCR has better performance, especially in local traffics and low loads, and lower cost.