Topology adaptive network-on-chip design and implementation

被引:29
|
作者
Bartic, TA
Mignolet, JY
Nollet, V
Marescaux, T
Verkest, D
Vernalde, S
Lauwereins, R
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Louvain, Belgium
[3] Vrije Univ Brussels, Brussels, Belgium
来源
关键词
D O I
10.1049/ip-cdt:20045016
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-chip designs promise to offer considerable advantages over the traditional bus-based designs in solving the numerous technological, economic and productivity problems associated with billion-transistor system-on-chip development. The authors believe that different types of networks will be required, depending on the application domain. Therefore, a very flexible network design is proposed that is highly scalable, and can be easily changed to accomodate various needs. A network-on-chip design, realised as part of the platform that the authors are developing for reconfigurable systems, is presented. This design is suitable for building networks with irregular topologies, and with low latency and high throughput.
引用
收藏
页码:467 / 472
页数:6
相关论文
共 50 条
  • [41] Self-Adaptive Network-on-Chip Interface
    Dafali, Rachid
    Diguet, Jean-Philippe
    Creput, Jean-Charles
    IEEE EMBEDDED SYSTEMS LETTERS, 2013, 5 (04) : 73 - 76
  • [42] Hardware Design and Implementation of a Network-on-Chip Based Load Balancing Switch Fabric
    Karadeniz, Turhan
    Mhamdi, Lotfi
    Goossens, Kees
    Garcia-Luna-Aceves, J. J.
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [43] Design and Evaluation of Implementation Impact on a Fault-Tolerant Network-on-Chip Router
    Melo, Douglas Rossi
    Zeferino, Cesar Albenes
    Bezerra, Eduardo Augusto
    Dilillo, Luigi
    2021 16TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2021), 2021,
  • [44] A Scalable Network-on-Chip based Neural Network Implementation on FPGAs
    Thanh Thi Thanh Bui
    Phillips, Braden
    2019 IEEE - RIVF INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION TECHNOLOGIES (RIVF), 2019, : 30 - 35
  • [45] Network-on-Chip Implementation of Midimew-Connected Mesh Network
    Awal, Md Rabiul
    Rahman, M. M. Hafizur
    2013 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT), 2013, : 265 - 271
  • [46] Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network
    Awal, Md. Rabiul
    Rahman, M. M. Hafizur
    Nor, Rizal Mohd
    Sembok, Tengku Mohd Bin Tengku
    Akhand, M. A. H.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (02)
  • [47] The Design Predictability Concern in Optical Network-on-Chip Design
    Ramini, Luca
    Bertozzi, Davide
    2012 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE (ACP), 2012,
  • [48] A High-performance Network-on-Chip Topology for Neuromorphic Architectures
    Akbari, Nasrin
    Modarressi, Mehdi
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE) AND IEEE/IFIP INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC), VOL 2, 2017, : 9 - 16
  • [49] Implementing bitonic sorting on optical network-on-chip with bus topology
    Zhang, Jing
    Zhang, Weiwei
    Yuan, Junling
    Wang, Hua
    PHOTONIC NETWORK COMMUNICATIONS, 2020, 39 (02) : 129 - 134
  • [50] A method to optimizing optical switch topology for photonic network-on-chip
    Zhou, Ting
    Jia, Hao
    Xia, Yuhao
    Yang, Lin
    2017 IEEE 14TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2017, : 119 - 120