Homogeneous Integration for 3D IC with TSV

被引：0
|
作者：
Kwai, Ding-Ming [1 ]
机构：
[1] Ind Technol Res Inst, SoC Technol Ctr, Hsinchu, Taiwan
来源：
2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010) | 2010年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Three-dimensional (3D) integration with through-silicon via (TSV) is an emerging technology which has been expected to lead to an industry paradigm shift. Will the industry steam forward with the gusto of 3D IC with TSV? I consider its success in homogeneous integration by looking forward the solution to the following three awareness problems: variability, TSV, and thermal.
引用
收藏
页码：538 / 539
页数：2
相关论文
共 50 条
  • [11] An extensive survey on reduction of noise coupling in TSV based 3D IC integration
    Pragathi, Dadaipally
    Prasad, Dumpa
    Padma, Tatiparti
    Reddy, P. Rahul
    Kumari, Ch. Usha
    Poola, Praveen Kumar
    Panigrahy, Asisa Kumar
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 1471 - 1480
  • [12] Thermal performance of 3D IC integration with Through-Silicon Via (TSV)
    Chien, H.-C. (Jack_Chien@itri.org.tw), 1600, IMAPS-International Microelectronics and Packaging Society (09):
  • [13] Thermal-Mechanical Reliability Assessment of TSV Structure for 3D IC Integration
    Liu, Huan
    Zeng, Qinghua
    Guan, Yong
    Fang, Runiu
    Sun, Xin
    Su, Fei
    Chen, Jing
    Miao, Min
    Jin, Yufeng
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 758 - 764
  • [14] Research on TSV Positioning in 3D IC Placement
    Hou, Ligang
    Bai, Shu
    Wang, Jinhui
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [15] A TSV Alignment Design for Multilayer 3D IC
    Zhao, Wei
    Hou, Ligang
    Peng, Xiaohong
    Wang, Jinhui
    Fu, Jingyan
    Yang, Yang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [16] Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC
    Kim, Dayoung
    Kim, Joohee
    Cho, Jonghyun
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 87 - 90
  • [17] TSV Interposer Fabrication for 3D IC Packaging
    Rao, Vempati Srinivasa
    Wee, Ho Soon
    Vincent, Lee Wen Sheng
    Yu, Li Hong
    Ebin, Liao
    Nagarajan, Ranganathan
    Chong, Chai Tai
    Zhang, Xiaowu
    Damaruganath, Pinjala
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 431 - 437
  • [18] TSV modelling in 3D IC thermoelectric simulation
    Ye, Tongyang
    Hou, Ligang
    Zhang, Shier
    Wang, Jinhui
    Peng, Xiaohong
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 678 - 681
  • [19] Electrical Testing of Blind Through-Silicon Via (TSV) for 3D IC Integration
    Hung, Jui-Feng
    Lau, John H.
    Chen, Peng-Shu
    Wu, Shih-Hsien
    Lai, Shinn-Juh
    Li, Ming-Lin
    Sheu, Shyh-Shyuan
    Tzeng, Pei-Jer
    Lin, Zhe-Hui
    Ku, Tzu-Kun
    Lo, Wei-Chung
    Kao, Ming-Jer
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 564 - 570
  • [20] Integration of CNT in TSV (≤5 μm) for 3D IC Application and Its Process Challenges
    Ghosh, K.
    Yap, C. C.
    Tay, B. K.
    Tan, C. S.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
12345