Research on TSV Positioning in 3D IC Placement

被引：0
|
作者：
Hou, Ligang [1 ]
Bai, Shu [1 ]
Wang, Jinhui [1 ]
机构：
[1] Beijing Univ Technol, VLSI & Syst Lab, Beijing 100124, Peoples R China
来源：
2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS) | 2011年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper forwards two TSV positioning algorithm named middle-cut positioning (MCP) and optimized area positioning ( OAP). In 3D IC placement, TSV occupies cell area and its position does affect the real wire length which is ignored in previous works. Its effect should be considered by TSV based wirelength calculation and TSV positioning. Experiments are carried out on 2D-3D transformation of IBM benchmark circuits. Results shows that OAP outrun MCP, which optimized total wirelength in 15 out of 17 benchmark circuits, in which best optimized 11.81%
引用
收藏
页数：4
相关论文
共 50 条
  • [1] TSV-Aware Analytical Placement for 3D IC Designs
    Hsu, Meng-Kai
    Chang, Yao-Wen
    Balabanov, Valeriy
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 664 - 669
  • [2] 3D IC with TSV: Status and developments
    Vardaman, E. Jan
    SOLID STATE TECHNOLOGY, 2013, 56 (02) : 12 - 12
  • [3] Homogeneous Integration for 3D IC with TSV
    Kwai, Ding-Ming
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 538 - 539
  • [4] A TSV Alignment Design for Multilayer 3D IC
    Zhao, Wei
    Hou, Ligang
    Peng, Xiaohong
    Wang, Jinhui
    Fu, Jingyan
    Yang, Yang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [5] Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC
    Kim, Dayoung
    Kim, Joohee
    Cho, Jonghyun
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 87 - 90
  • [6] TSV Interposer Fabrication for 3D IC Packaging
    Rao, Vempati Srinivasa
    Wee, Ho Soon
    Vincent, Lee Wen Sheng
    Yu, Li Hong
    Ebin, Liao
    Nagarajan, Ranganathan
    Chong, Chai Tai
    Zhang, Xiaowu
    Damaruganath, Pinjala
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 431 - 437
  • [7] TSV modelling in 3D IC thermoelectric simulation
    Ye, Tongyang
    Hou, Ligang
    Zhang, Shier
    Wang, Jinhui
    Peng, Xiaohong
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 678 - 681
  • [8] TSV-Based 3D-IC Placement for Timing Optimization
    Chen, Yi-Rong
    Chen, Hung-Ming
    Liu, Shih-Ying
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 290 - 295
  • [9] TSV Redundancy: Architecture and Design Issues in 3D IC
    Hsieh, Ang-Chih
    Hwang, TingTing
    Chang, Ming-Tung
    Tsai, Min-Hsiu
    Tseng, Chih-Mou
    Li, Hung-Chun
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 166 - 171
  • [10] Signal Integrity Modeling and Measurement of TSV in 3D IC
    Kim, Joohee
    Kim, Joungho
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 13 - 16
12345