共 50 条
- [1] Verification of a 32-bit RISC processor core [J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 107 - 110
- [2] A 32-bit RISC processor with concurrent error detection [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
- [3] Design of 32-bit RISC processor and efficient verification [J]. KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227
- [4] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (24): : 44 - 51
- [5] Implementation of a 32-bit MIPS Based RISC Processor using Cadence [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
- [6] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
- [7] Design and Implementation of 32-bit MIPS-Based RISC Processor [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
- [8] ODALRISC: A Small, Low Power, and Configurable 32-bit RISC Processor [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 666 - 667
- [9] 32-bit RISC Processor with Floating Point Unit for DSP Applications [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2062 - 2066
- [10] A 32-BIT PROGRAMMABLE SIGNAL PROCESSOR FOR A MULTIPROCESSOR SYSTEM ENVIRONMENT [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (04): : 912 - 921