Programmable Seizure Detector Using a 32-bit RISC Processor for Implantable Medical Devices

被引:0
|
作者
Razi, Keyvan Farhang [1 ]
Schmid, Alexandre [1 ]
机构
[1] Swiss Fed Inst Technol Lausanne EPFL, Inst Elect & Micro Engn, Lausanne, Switzerland
基金
瑞士国家科学基金会;
关键词
RISC processor; Epileptic seizure detection; Programmable medical implant; Feature ranking;
D O I
10.1109/LASCAS56464.2023.10108303
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A programmable patient-customized epileptic seizure detector is proposed in this paper to enable neurologists and patients to have constructive interactions with the implantable medical device. The programmability feature is enabled by designing a low-power 32-bit MIPS-based RISC processor which consists of five stages and supports three types of instructions. This work exhibits superiority over the existing seizure detectors since the RISC processor can be programmed by physicians to define different therapy options that are safe and efficient for each patient. Moreover, the patients have the opportunity of adjusting the seizure detection parameters by switching between different therapy options available under the permission of their physicians in order to enhance seizure detection performance. Seizure detection is performed by exploiting widely-used computational complexity-efficient time-domain features in conjunction with a feature ranking unit. The classification task is conducted by three logical functions which are defined to reach specific therapeutic goals such as rapid seizure detection and minimum false positive detections. Patients can dynamically adjust the critical seizure detection parameters such as sensitivity, specificity, and detection delay to make the medical device compatible with their current condition. The proposed programmable seizure detector is implemented on an ALTERA DE10-standard board with a Cyclone V FPGA and tested on 10 patients with 65 seizure events of the SWEC-ETHZ database from the Inselspital Bern which reveals a low dynamic power consumption of 0.78 mW which confirms its compatibility with low-power implantable devices.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 50 条
  • [1] Verification of a 32-bit RISC processor core
    Kasanko, T
    Nurmi, J
    [J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 107 - 110
  • [2] A 32-bit RISC processor with concurrent error detection
    Maamar, A
    Russell, G
    [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
  • [3] Design of 32-bit RISC processor and efficient verification
    Jeong, GY
    Park, JS
    [J]. KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227
  • [4] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE
    STOCKTON, JF
    FARRELL, JJ
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (24): : 44 - 51
  • [5] Implementation of a 32-bit MIPS Based RISC Processor using Cadence
    Topiwala, Mohit N.
    Saraswathi, N.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
  • [6] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR
    CARBALLO, PP
    SARMIENTO, R
    NUNEZ, A
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
  • [7] Design and Implementation of 32-bit MIPS-Based RISC Processor
    Patra, Sumit
    Kumar, Sunil
    Verma, Swati
    Kumar, Arvind
    [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
  • [8] ODALRISC: A Small, Low Power, and Configurable 32-bit RISC Processor
    Lee, Imyong
    Lee, Dongwook
    Choi, Kiyoung
    [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 666 - 667
  • [9] 32-bit RISC Processor with Floating Point Unit for DSP Applications
    Palekar, Sangeeta
    Narkhede, Nitin
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2062 - 2066
  • [10] A 32-BIT PROGRAMMABLE SIGNAL PROCESSOR FOR A MULTIPROCESSOR SYSTEM ENVIRONMENT
    HESSON, JH
    GALLAGHER, FA
    HARRINGTON, DR
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (04): : 912 - 921