ODALRISC: A Small, Low Power, and Configurable 32-bit RISC Processor

被引:0
|
作者
Lee, Imyong [1 ]
Lee, Dongwook [1 ]
Choi, Kiyoung [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul, South Korea
关键词
configurable processor; MP-SoC; low power;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Configurable processor has become popular recently, since it can be easily configured and extended to increase the performance without losing the flexibility of the programmable processor. In the era of MP-SoC, the base versions of configurable processors need to be small and low power consuming because many processors are extended and placed on a single chip and so each processor should be as efficient as possible containing only the functional units and instructions necessary for carrying out the specific task assigned to the processor. In this paper, we present the OD ALRISC processor, which is an ultra small and low power consuming configurable 32-bit RISC processor. The base version is synthesized using 0.18 mu m technology, taking less than 16k gates and consuming power less than 0.1 mW/MHz.
引用
收藏
页码:666 / 667
页数:2
相关论文
共 50 条
  • [1] Verification of a 32-bit RISC processor core
    Kasanko, T
    Nurmi, J
    [J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 107 - 110
  • [2] A small 32-bit RISC core
    Rible, J
    [J]. OPEN SYSTEMS, 1996 ROCHESTER FORTH CONFERENCE, 1997, : 79 - 83
  • [3] Design and Implementation of Low Power Reservation Station of a 32-bit DLX-RISC processor
    Albuquerque, Nathaniel
    Prakash, Kritika
    Mehra, Anu
    Gaur, Nidhi
    [J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE (ICIS), 2016, : 217 - 221
  • [4] FPGA Implementation of Low Power Pipelined 32-Bit RISC Processor Using Clock Gating
    Shashidar, R.
    Kumar, R. Santhosh
    MahalingaSwamy, A. M.
    Roopa, M.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON DATA ENGINEERING AND COMMUNICATION TECHNOLOGY, ICDECT 2016, VOL 2, 2017, 469 : 769 - 777
  • [5] A 32-bit RISC processor with concurrent error detection
    Maamar, A
    Russell, G
    [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
  • [6] Design of 32-bit RISC processor and efficient verification
    Jeong, GY
    Park, JS
    [J]. KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227
  • [7] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE
    STOCKTON, JF
    FARRELL, JJ
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (24): : 44 - 51
  • [8] 32-BIT RISC MINIMIZES POWER, SIZE
    不详
    [J]. COMPUTER DESIGN, 1995, 34 (03): : 114 - 114
  • [9] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR
    CARBALLO, PP
    SARMIENTO, R
    NUNEZ, A
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
  • [10] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE.
    Stockton, John F.
    Farrell III, James J.
    [J]. Electronic Products (Garden City, New York), 1986, 28 (24): : 44 - 51