共 50 条
- [1] Verification of a 32-bit RISC processor core [J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 107 - 110
- [3] Design and Implementation of Low Power Reservation Station of a 32-bit DLX-RISC processor [J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE (ICIS), 2016, : 217 - 221
- [4] FPGA Implementation of Low Power Pipelined 32-Bit RISC Processor Using Clock Gating [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON DATA ENGINEERING AND COMMUNICATION TECHNOLOGY, ICDECT 2016, VOL 2, 2017, 469 : 769 - 777
- [5] A 32-bit RISC processor with concurrent error detection [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
- [6] Design of 32-bit RISC processor and efficient verification [J]. KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227
- [7] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (24): : 44 - 51
- [9] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
- [10] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE. [J]. Electronic Products (Garden City, New York), 1986, 28 (24): : 44 - 51