Programmable Seizure Detector Using a 32-bit RISC Processor for Implantable Medical Devices

被引:0
|
作者
Razi, Keyvan Farhang [1 ]
Schmid, Alexandre [1 ]
机构
[1] Swiss Fed Inst Technol Lausanne EPFL, Inst Elect & Micro Engn, Lausanne, Switzerland
基金
瑞士国家科学基金会;
关键词
RISC processor; Epileptic seizure detection; Programmable medical implant; Feature ranking;
D O I
10.1109/LASCAS56464.2023.10108303
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A programmable patient-customized epileptic seizure detector is proposed in this paper to enable neurologists and patients to have constructive interactions with the implantable medical device. The programmability feature is enabled by designing a low-power 32-bit MIPS-based RISC processor which consists of five stages and supports three types of instructions. This work exhibits superiority over the existing seizure detectors since the RISC processor can be programmed by physicians to define different therapy options that are safe and efficient for each patient. Moreover, the patients have the opportunity of adjusting the seizure detection parameters by switching between different therapy options available under the permission of their physicians in order to enhance seizure detection performance. Seizure detection is performed by exploiting widely-used computational complexity-efficient time-domain features in conjunction with a feature ranking unit. The classification task is conducted by three logical functions which are defined to reach specific therapeutic goals such as rapid seizure detection and minimum false positive detections. Patients can dynamically adjust the critical seizure detection parameters such as sensitivity, specificity, and detection delay to make the medical device compatible with their current condition. The proposed programmable seizure detector is implemented on an ALTERA DE10-standard board with a Cyclone V FPGA and tested on 10 patients with 65 seizure events of the SWEC-ETHZ database from the Inselspital Bern which reveals a low dynamic power consumption of 0.78 mW which confirms its compatibility with low-power implantable devices.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 50 条
  • [41] IBM CHALLENGES EMBEDDED, 32-BIT RISC VENDORS
    不详
    [J]. COMPUTER DESIGN, 1994, 33 (13): : 88 - 88
  • [42] A NOVEL 32-BIT RISC MICROPROCESSOR FOR EMBEDDED SYSTEMS
    MULLER, O
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (10) : 1196 - 1201
  • [43] Design of 32-bit controller processor by FPGA
    Wang, David Mu Shan
    Sone, Mototaka
    Akima, Yoshinao
    [J]. WMSCI 2005: 9th World Multi-Conference on Systemics, Cybernetics and Informatics, Vol 4, 2005, : 120 - 124
  • [44] A 32-BIT VLSI DIGITAL SIGNAL PROCESSOR
    HAYS, WP
    KERSHAW, RN
    BAYS, LE
    BODDIE, JR
    FIELDS, EM
    FREYMAN, RL
    GAREN, CJ
    HARTUNG, J
    KLINKOWSKI, JJ
    MILLER, CR
    MONDAL, K
    MOSCOVITZ, HS
    ROTBLUM, Y
    STOCKER, WA
    TOW, J
    TRAN, LV
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 998 - 1004
  • [45] Mitsubishi ports Java']Java to 32-bit RISC
    不详
    [J]. COMPUTER DESIGN, 1996, 35 (08): : 16 - 16
  • [46] Functional verification methodology of a 32-bit RISC microprocessor
    Gu, ZY
    Yu, ZY
    Shen, B
    Zhang, QL
    [J]. 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1454 - 1457
  • [47] A 32-bit logarithmic number system processor
    Huang, SC
    Chen, LG
    Chen, TH
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (03): : 311 - 319
  • [48] 32-BIT EMULATORS STRUGGLE WITH PROCESSOR COMPLEXITIES
    CHILD, J
    [J]. COMPUTER DESIGN, 1991, 30 (08): : 123 - 127
  • [49] Design of 32-bit Processor for Embedded Systems
    Oh, Hyun Woo
    Cho, Kwon Neung
    Lee, Seung Eun
    [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 306 - 307
  • [50] A Proposed RISC Instruction Set Architecture for the MAC Unit of 32-bit VLIW DSP Processor Core
    Khoi-Nguyen Le-Huu
    Anh-Vu Dinh-Duc
    Thanh Vu
    Quoc-Minh Dang-Do
    Vy Luu
    Trong-Tu Bui
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMPUTING, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), 2014, : 170 - 175