共 50 条
- [21] Design of high-speed-pipelined execution unit of 32-bit RISC processor [J]. 2006 ANNUAL IEEE INDIA CONFERENCE, 2006, : 164 - +
- [22] Design of a 32-bit, dual pipeline superscalar RISC-V processor on FPGA [J]. 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 340 - 343
- [23] Parallel Implementation of PIPO Block Cipher on 32-bit RISC-V Processor [J]. INFORMATION SECURITY APPLICATIONS, 2021, 13009 : 183 - 193
- [24] Towards a RISC Instruction Set Architecture for the 32-bit VLIW DSP Processor Core [J]. 2014 IEEE REGION 10 SYMPOSIUM, 2014, : 414 - 419
- [25] SHA-3 Instruction Set Extension for A 32-bit RISC Processor Architecture [J]. 2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 233 - 234
- [29] A 32-BIT RISC ARCHITECTURE FOR EMBEDDED APPLICATIONS [J]. ELECTRONIC ENGINEERING, 1988, 60 (738): : 91 - &
- [30] Radiation hardened 32-bit RISC microprocessor [J]. 2000 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 5, 2000, : 219 - 226