Programmable Seizure Detector Using a 32-bit RISC Processor for Implantable Medical Devices

被引:0
|
作者
Razi, Keyvan Farhang [1 ]
Schmid, Alexandre [1 ]
机构
[1] Swiss Fed Inst Technol Lausanne EPFL, Inst Elect & Micro Engn, Lausanne, Switzerland
基金
瑞士国家科学基金会;
关键词
RISC processor; Epileptic seizure detection; Programmable medical implant; Feature ranking;
D O I
10.1109/LASCAS56464.2023.10108303
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A programmable patient-customized epileptic seizure detector is proposed in this paper to enable neurologists and patients to have constructive interactions with the implantable medical device. The programmability feature is enabled by designing a low-power 32-bit MIPS-based RISC processor which consists of five stages and supports three types of instructions. This work exhibits superiority over the existing seizure detectors since the RISC processor can be programmed by physicians to define different therapy options that are safe and efficient for each patient. Moreover, the patients have the opportunity of adjusting the seizure detection parameters by switching between different therapy options available under the permission of their physicians in order to enhance seizure detection performance. Seizure detection is performed by exploiting widely-used computational complexity-efficient time-domain features in conjunction with a feature ranking unit. The classification task is conducted by three logical functions which are defined to reach specific therapeutic goals such as rapid seizure detection and minimum false positive detections. Patients can dynamically adjust the critical seizure detection parameters such as sensitivity, specificity, and detection delay to make the medical device compatible with their current condition. The proposed programmable seizure detector is implemented on an ALTERA DE10-standard board with a Cyclone V FPGA and tested on 10 patients with 65 seizure events of the SWEC-ETHZ database from the Inselspital Bern which reveals a low dynamic power consumption of 0.78 mW which confirms its compatibility with low-power implantable devices.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 50 条
  • [21] Design of high-speed-pipelined execution unit of 32-bit RISC processor
    Islam, Shofiqul
    Chattopadhyay, Debanjan
    Das, Manoja Kumar
    Neelima, V.
    Sarkar, Rahul
    [J]. 2006 ANNUAL IEEE INDIA CONFERENCE, 2006, : 164 - +
  • [22] Design of a 32-bit, dual pipeline superscalar RISC-V processor on FPGA
    Gokulan, T.
    Muraleedharan, Akshay
    Varghese, Kuruvilla
    [J]. 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 340 - 343
  • [23] Parallel Implementation of PIPO Block Cipher on 32-bit RISC-V Processor
    Kwak, YuJin
    Kim, YoungBeom
    Seo, Seog Chung
    [J]. INFORMATION SECURITY APPLICATIONS, 2021, 13009 : 183 - 193
  • [24] Towards a RISC Instruction Set Architecture for the 32-bit VLIW DSP Processor Core
    Le-Huu, Khoi-Nguyen
    Ho, Diem
    Dinh-Duc, Anh-Vu
    Vu, Thanh T.
    [J]. 2014 IEEE REGION 10 SYMPOSIUM, 2014, : 414 - 419
  • [25] SHA-3 Instruction Set Extension for A 32-bit RISC Processor Architecture
    Eissa, Ahmed S.
    Elmohr, Mahmoud A.
    Saleh, Mostafa A.
    Ahmed, Khaled E.
    Farag, Mohammed M.
    [J]. 2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 233 - 234
  • [26] 32-BIT RISC MINIMIZES POWER, SIZE
    不详
    [J]. COMPUTER DESIGN, 1995, 34 (03): : 114 - 114
  • [27] 32-BIT MICROS - FROM RISC TO TRON
    MYRVAAGNES, R
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1988, 30 (21): : 47 - 50
  • [28] 32-BIT RISC CONTROLLER TARGETS PDAS
    CHILD, J
    [J]. COMPUTER DESIGN, 1993, 32 (08): : 114 - 114
  • [29] A 32-BIT RISC ARCHITECTURE FOR EMBEDDED APPLICATIONS
    WILSON, I
    [J]. ELECTRONIC ENGINEERING, 1988, 60 (738): : 91 - &
  • [30] Radiation hardened 32-bit RISC microprocessor
    Hwang, AS
    [J]. 2000 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 5, 2000, : 219 - 226