32-BIT RISC CONTROLLER TARGETS PDAS

被引：0

作者：

CHILD, J

机构：

来源：

COMPUTER DESIGN | 1993年 / 32卷 / 08期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：114 / 114

页数：1

共 50 条

[1] A small 32-bit RISC core
Rible, J
[J]. OPEN SYSTEMS, 1996 ROCHESTER FORTH CONFERENCE, 1997, : 79 - 83
[2] GAAS IMPLEMENTATION OF A 32-BIT RISC
LANE, JH
NIEDERLAND, RA
RASSET, TL
GEIDEMAN, WA
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 31 - 38
[3] 32-BIT RISC MINIMIZES POWER, SIZE
不详
[J]. COMPUTER DESIGN, 1995, 34 (03): : 114 - 114
[4] 32-BIT MICROS - FROM RISC TO TRON
MYRVAAGNES, R
[J]. ELECTRONIC PRODUCTS MAGAZINE, 1988, 30 (21): : 47 - 50
[5] Verification of a 32-bit RISC processor core
Kasanko, T
Nurmi, J
[J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 107 - 110
[6] A 32-BIT RISC ARCHITECTURE FOR EMBEDDED APPLICATIONS
WILSON, I
[J]. ELECTRONIC ENGINEERING, 1988, 60 (738): : 91 - &
[7] Radiation hardened 32-bit RISC microprocessor
Hwang, AS
[J]. 2000 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 5, 2000, : 219 - 226
[8] A 32-BIT RISC CPU IMPLEMENTED IN GAAS
GEIDEMAN, WA
NIEDERLAND, RA
HARRINGTON, DL
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 127 - 133
[9] 32-bit RISC CPU Based on MIPS
Yi, Kui
Ding, Yue-Hua
[J]. PROCEEDINGS OF THE 2009 SECOND PACIFIC-ASIA CONFERENCE ON WEB MINING AND WEB-BASED APPLICATION, 2009, : 124 - 128
[10] A 32-bit RISC processor with concurrent error detection
Maamar, A
Russell, G
[J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467