GAAS IMPLEMENTATION OF A 32-BIT RISC

被引：0
|
作者：
LANE, JH [1 ]
NIEDERLAND, RA [1 ]
RASSET, TL [1 ]
GEIDEMAN, WA [1 ]
机构：
[1] MCDONNELL DOUGLAS ASTRONAUT CO,HUNTINGTON BEACH,CA 92647
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1987年 / 21卷 / 1-5期
关键词：
D O I：
10.1016/0165-6074(87)90014-7
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：31 / 38
页数：8
相关论文
共 50 条
  • [1] A 32-BIT RISC CPU IMPLEMENTED IN GAAS
    GEIDEMAN, WA
    NIEDERLAND, RA
    HARRINGTON, DL
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 127 - 133
  • [2] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR
    CARBALLO, PP
    SARMIENTO, R
    NUNEZ, A
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
  • [3] A 32-BIT RISC IMPLEMENTED IN ENHANCEMENT-MODE JFET GAAS
    RASSET, TL
    NIEDERLAND, RA
    LANE, JH
    GEIDEMAN, WA
    [J]. COMPUTER, 1986, 19 (10) : 60 - 68
  • [4] A small 32-bit RISC core
    Rible, J
    [J]. OPEN SYSTEMS, 1996 ROCHESTER FORTH CONFERENCE, 1997, : 79 - 83
  • [5] Implementation of a 32-bit MIPS Based RISC Processor using Cadence
    Topiwala, Mohit N.
    Saraswathi, N.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
  • [6] Design and Implementation of 32-bit MIPS-Based RISC Processor
    Patra, Sumit
    Kumar, Sunil
    Verma, Swati
    Kumar, Arvind
    [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
  • [7] Design and Implementation of 32-bit Functional Unit for RISC architecture applications
    Samanth, Rashmi
    Amin, Ashwini
    Nayak, Subramanya G.
    [J]. 2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48
  • [8] VLSI implementation of a high-performance 32-bit RISC microprocessor
    Li, X
    Ji, LW
    Shen, B
    Li, WH
    Zhang, QL
    [J]. 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1458 - 1461
  • [9] JPEG software implementation techniques based on a 32-bit RISC CPU
    Sakamoto, T
    Hase, T
    [J]. INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 88 - 89
  • [10] 32-BIT RISC MINIMIZES POWER, SIZE
    不详
    [J]. COMPUTER DESIGN, 1995, 34 (03): : 114 - 114
12345