JPEG software implementation techniques based on a 32-bit RISC CPU

被引：0
|
作者：
Sakamoto, T
Hase, T
机构：
来源：
INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS | 1997年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
New implementation techniques of DCT-based JPEG image compression software is proposed The techniques make effective use of RISC architecture and data of the quantized DCT domain representation. As a result, 640 x 480 (VGA size) YCbCr images in the 4:2:2 format can be encoded and decoded in about 0.5 seconds by using a 32-bit RISC CPU and DRAM.
引用
收藏
页码：88 / 89
页数：2
相关论文
共 50 条
  • [1] 32-bit RISC CPU Based on MIPS
    Yi, Kui
    Ding, Yue-Hua
    [J]. PROCEEDINGS OF THE 2009 SECOND PACIFIC-ASIA CONFERENCE ON WEB MINING AND WEB-BASED APPLICATION, 2009, : 124 - 128
  • [2] A 32-BIT RISC CPU IMPLEMENTED IN GAAS
    GEIDEMAN, WA
    NIEDERLAND, RA
    HARRINGTON, DL
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 127 - 133
  • [3] GAAS IMPLEMENTATION OF A 32-BIT RISC
    LANE, JH
    NIEDERLAND, RA
    RASSET, TL
    GEIDEMAN, WA
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 31 - 38
  • [4] JPEG software solution for a 32-bit MCU
    Sakamoto, T
    Hase, T
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (03) : 410 - 417
  • [5] Instruction Decoder Module Design of 32-bit RISC CPU Based on MIPS
    Xiang YunZhu
    Ding YueHua
    [J]. SECOND INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTING: WGEC 2008, PROCEEDINGS, 2008, : 347 - 351
  • [6] 32-bit RISC CPU Based on MIPS Instruction Fetch Module Design
    Yi, Kui
    Ding, Yue-Hua
    [J]. FIRST IITA INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2009, : 754 - 760
  • [7] Instruction Fetch Module Design of 32-bit RISC CPU Based on MIPS
    Ding, Yuehua
    Yi, Kui
    Sun, Ping
    [J]. DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 1109 - 1116
  • [8] Implementation of a 32-bit MIPS Based RISC Processor using Cadence
    Topiwala, Mohit N.
    Saraswathi, N.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
  • [9] Design and Implementation of 32-bit MIPS-Based RISC Processor
    Patra, Sumit
    Kumar, Sunil
    Verma, Swati
    Kumar, Arvind
    [J]. ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
  • [10] Software JPEG for a 32-bit MCU with dual issue
    Sakamoto, T
    Hase, T
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (04) : 1334 - 1341
12345