共 50 条
- [21] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
- [22] New Four-Quadrant CMOS Current-Mode and Voltage-Mode Multipliers [J]. Analog Integrated Circuits and Signal Processing, 2005, 45 : 295 - 307
- [24] CMOS Fully Differential CMOS Four-Quadrant Analog Multiplier [J]. 2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 27 - 30
- [25] A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier [J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 751 - +
- [27] Compact low-voltage CMOS four-quadrant analogue multiplier [J]. ELECTRONICS LETTERS, 2006, 42 (20) : 1149 - 1151
- [28] Design of a low-voltage BiCMOS four-quadrant analog multiplier [J]. Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2000, 20 (03): : 270 - 275
- [29] ANALYSIS OF LINEARITY OF FOUR-QUADRANT ANALOG SIGNAL MULTIPLIERS. [J]. 1978, 21 (4 pt 2): : 1016 - 1019
- [30] A Four-Quadrant Analog Multiplier Based on CMOS Source Coupled Pair [J]. MEMS/NEMS NANO TECHNOLOGY, 2011, 483 : 487 - 491