Fast Low Voltage Analog Four-Quadrant Multipliers Based on CMOS Inverters

被引：4

作者：

Machowski, Witold ^{[1
]}

Kuta, Stanislaw ^{[1
]}

Jasielski, Jacek ^{[1
]}

Kolodziejski, Wojciech ^{[2
]}

机构：

[1] AGH Univ Sci & Technol, Dept Elect, Mickiewicza 30, PL-30059 Krakow, Poland

[2] State Higher Vocat Sch Tarnow, Dept Elect & Telecommun, PL-33100 Tarnow, Poland

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS | 2010年 / 56卷 / 04期

关键词：

Analog VLSI; four quadrant multiplier; CMOS circuits; low voltage circuits;

D O I：

10.2478/v10177-010-0050-z

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

The paper presents quarter-square analog fourquadrant multipliers, based on proprietary architecture using four CMOS inverters. The most important upgrade on already published own circuit implementation is the use of the same inverter "core" of the circuit with completely redesigned auxiliary and steering blocks. Two variants of new driving peripherals are considered: one with differential pair, the second with CMOS inverters. The proposed circuit solutions are suitable for RF applications in communication systems due to simple architecture comprising building blocks with RF CMOS transistors having sufficiently large biasing currents. Postlayout simulation results done on the basis of 180nm CMOS UMC Foundry Design Kit are also presented.

引用

页码：381 / 386

页数：6

共 50 条

[31] A 1.2 V CMOS four-quadrant analog multiplier
Hsiao, SY
Wu, CY
[J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 241 - 244
[32] CMOS design of a low power and high precision four-quadrant analog multiplier
Beyraghi, Naser
Khoei, Abdollah
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (01) : 400 - 407
[33] Compact low-voltage CMOS analog divider using a four-quadrant multiplier and biasing control circuit
Padilla-Cantoya, Ivan
[J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 502 - 505
[34] Low-voltage low-power CMOS RF four-quadrant multiplier
Salama, MK
Soliman, AM
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2003, 57 (01) : 74 - 78
[35] Low-voltage CMOS four-quadrant analogue multiplier for RF applications
Debono, CJ
Maloberti, F
Micallef, J
[J]. ELECTRONICS LETTERS, 1998, 34 (24) : 2285 - 2286
[36] A low voltage four-quadrant analog multiplier using Triode-MOSFETs
Kiatwarin, N.
Sawigun, C.
Kiranon, W.
[J]. 2006 International Symposium on Communications and Information Technologies,Vols 1-3, 2006, : 290 - 293
[37] Low-voltage CMOS analog four quadrant multiplier based on flipped voltage followers
Ramirez-Angulo, J
Thoutam, S
López-Martin, A
Carvajal, RG
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 681 - 684
[38] Low-voltage CMOS four-quadrant multiplier based on square-difference identity
Liu, SI
Chang, CC
[J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (03): : 174 - 176
[39] A New CMOS Four-quadrant Analog Multiplier with Differential Output
Saatlo, Ali Naderi
Amiri, Abolfazl
Asadpour, Loghman
[J]. 2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
[40] A 1.2-V CMOS four-quadrant analog multiplier
Blalock, BJ
Jackson, SA
[J]. 1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 1 - 4

← 1 2 3 4 5 →