A low voltage four-quadrant analog multiplier using Triode-MOSFETs

被引：0
|
作者：
Kiatwarin, N.
Sawigun, C.
Kiranon, W.
机构：
来源：
2006 International Symposium on Communications and Information Technologies,Vols 1-3 | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low voltage four-quadrant analog multiplier circuit is presented. Based on triode region operation of MOSFET, the multiplier circuit can be simply realized by connecting a pair of PMOS with three flipped voltage follower circuits. As a result, the proposed circuit is compact and can be operated under low voltage supply. Circuit simulation using SPICE with 0.35 micron CMOS model parameter shows that under 1.5V single supply the proposed multiplier provides linear range of more than 50% of voltage supply (measured from THD less than 1%) and small signal bandwidth is higher than 95MHZ while the entire circuit consumes 46.4 mu W of electrical power.
引用
收藏
页码：290 / 293
页数：4
相关论文
共 50 条
  • [1] Low-voltage four-quadrant analog multiplier
    Motamed, A
    Hwang, C
    Ismail, M
    [J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
  • [2] A low voltage supply four-quadrant analog multiplier circuit
    Sakul, Chalwat
    [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 258 - 261
  • [3] A low voltage supply four-quadrant analog multiplier circuit
    Sakul, Chaiwat
    Pongthana, Kajornsak
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 292 - +
  • [4] Low-voltage BiCMOS four-quadrant multiplier using triode-region transistors
    Liu, SI
    Lee, JL
    Chang, CC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (07): : 861 - 864
  • [5] Low voltage four-quadrant analog multiplier using dynamic threshold MOS transistors
    Niranjan, Vandana
    Gupta, Maneesha
    [J]. MICROELECTRONICS INTERNATIONAL, 2009, 26 (01) : 47 - 52
  • [6] A four-quadrant analog multiplier using DTMOS for low power applications
    Ozer, Emre
    Basak, Muhammed Emin
    Kacar, Firat
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (04) : 753 - 767
  • [7] FGMOS Four-Quadrant Analog Multiplier
    de la Cruz-Alejo, Jesus
    Santiago Medina-Vazquez, A.
    Noe Oliva-Moreno, L.
    [J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [8] A design of four-quadrant analog multiplier
    Dejhan, K
    Prommee, P
    Tiamvorratat, W
    Mitatha, S
    Chaisayun, I
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
  • [9] Low-voltage CMOS four-quadrant multiplier
    Liu, SI
    Chang, CC
    [J]. ELECTRONICS LETTERS, 1997, 33 (03) : 207 - 208
  • [10] Low voltage low power CMOS four-quadrant analog multiplier for neural network applications
    Colli, G
    Montecchi, F
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 496 - 499
12345