共 50 条
- [31] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 274 - 277
- [33] Compact low-voltage CMOS analog divider using a four-quadrant multiplier and biasing control circuit [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 502 - 505
- [34] Four-quadrant analog multiplier based on CMOS inverters [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
- [36] FOUR-QUADRANT ANALOG MULTIPLIER DOES MANY JOBS [J]. CONTROL ENGINEERING, 1969, 16 (11) : 76 - &
- [37] A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier [J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 751 - +
- [38] Four-quadrant analog multiplier based on CMOS inverters [J]. Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
- [39] Compact low-voltage CMOS four-quadrant analogue multiplier [J]. ELECTRONICS LETTERS, 2006, 42 (20) : 1149 - 1151
- [40] A new wideband BiCMOS four-quadrant analog multiplier [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 729 - 732