A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier

被引：12
|
作者：
Sawigun, Chutham [1 ]
Demosthenous, Andreas [2 ]
Pal, Dipankar [2 ]
机构：
[1] Mahanakom Univ Technol, Dept Elect Engn, Bangkok, Thailand
[2] UCL, Dept Elect & Elect Engn, Torrington Pl, London WC1E 7JE, England
来源：
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3 | 2007年
关键词：
D O I：
10.1109/ECCTD.2007.4529705
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A compact four-quadrant analog multiplier circuit using strong inversion saturated MOSFETs is presented. The circuit is formed by connecting simple 2-input "combiner" and "subtractor" cells in a novel topology. The proposed multiplier features low-voltage operation, very low quiescent power consumption, high-linearity and high operating frequency. In comparison with a previously reported multiplier circuit, simulated results using a 0.35-mu m CMOS process show that, under the same static power consumption and supply voltage level of 1.2-V, the proposed circuit exhibits better linearity.
引用
收藏
页码：751 / +
页数：2
相关论文
共 50 条
  • [1] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
    Liu, Weihsing
    Liu, Shen-Iuan
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (02) : 307 - 312
  • [2] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
    Weihsing Liu
    Shen-Iuan Liu
    [J]. Analog Integrated Circuits and Signal Processing, 2010, 63 : 307 - 312
  • [3] Low-voltage low-power CMOS RF four-quadrant multiplier
    Salama, MK
    Soliman, AM
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2003, 57 (01) : 74 - 78
  • [4] Low-Voltage low-Power Four-Quadrant Analog Multiplier In Current-Mode
    Aloui, Imen
    Hassen, Nejib
    Besbes, Kamel
    [J]. 2017 18TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2017, : 163 - 167
  • [5] Low-voltage CMOS four-quadrant multiplier
    Liu, SI
    Chang, CC
    [J]. ELECTRONICS LETTERS, 1997, 33 (03) : 207 - 208
  • [6] Low-voltage four-quadrant analog multiplier
    Motamed, A
    Hwang, C
    Ismail, M
    [J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
  • [7] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier
    Boonchu, Boonchai
    [J]. 2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
  • [8] A low-voltage, versatile CMOS four-quadrant analogue multiplier
    Chaisayun, I
    Dejhan, K
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (10) : 635 - 644
  • [9] Compact low-voltage CMOS four-quadrant analogue multiplier
    Sawigun, C.
    Demosthenous, A.
    [J]. ELECTRONICS LETTERS, 2006, 42 (20) : 1149 - 1151
  • [10] Low voltage low power CMOS four-quadrant analog multiplier for neural network applications
    Colli, G
    Montecchi, F
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 496 - 499
12345