共 50 条
- [2] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier [J]. Analog Integrated Circuits and Signal Processing, 2010, 63 : 307 - 312
- [3] Low-voltage four-quadrant analog multiplier [J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
- [5] A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier [J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 751 - +
- [7] High speed, low power four-quadrant CMOS current-mode multiplier [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1308 - 1311
- [10] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier [J]. 2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,