Design of a CMOS low-power and low-voltage four-quadrant analog multiplier

被引：24

作者：

Liu, Weihsing ^{[1
]}

Liu, Shen-Iuan ^{[2
,3
]}

机构：

[1] Natl Formosa Univ, Dept Elect Engn, Huwei 63201, Yun Lin County, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

[3] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2010年 / 63卷 / 02期

关键词：

Low voltage; Low-power; Multiplier; Weak inversion;

D O I：

10.1007/s10470-009-9382-y

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A New CMOS four-quadrant analog multiplier is presented in this paper. The proposed multiplier is suitable for low supply-voltage operation and its power consumption is also very low. The proposed circuit has been simulated with the HSPICE and simulation results are given to confirm the feasibility of the proposed analog multiplier. According to the simulation results, under the supply voltage of 1.5 V, the input range of the proposed multiplier can be 120 mV and the corresponding maximum linearity error is less than 3.2%. Moreover, the power dissipation of the proposed circuit is only 6.7 μW. The proposed circuit is expected to be useful in analog signal processing applications. © Springer Science+Business Media, LLC 2009.

引用

页码：307 / 312

页数：6

共 50 条

[1] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
Weihsing Liu
Shen-Iuan Liu
[J]. Analog Integrated Circuits and Signal Processing, 2010, 63 : 307 - 312
[2] Low-voltage low-power CMOS RF four-quadrant multiplier
Salama, MK
Soliman, AM
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2003, 57 (01) : 74 - 78
[3] A low-voltage, low-power, high-linearity CMOS four-quadrant analog multiplier
Sawigun, Chutham
Demosthenous, Andreas
Pal, Dipankar
[J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 751 - +
[4] Low-Voltage low-Power Four-Quadrant Analog Multiplier In Current-Mode
Aloui, Imen
Hassen, Nejib
Besbes, Kamel
[J]. 2017 18TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2017, : 163 - 167
[5] Low-voltage CMOS four-quadrant multiplier
Liu, SI
Chang, CC
[J]. ELECTRONICS LETTERS, 1997, 33 (03) : 207 - 208
[6] Low-voltage four-quadrant analog multiplier
Motamed, A
Hwang, C
Ismail, M
[J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
[7] Low-voltage CMOS four-quadrant multiplier
Natl Taiwan Univ, Taipei, Taiwan
[J]. Electron Lett, 3 (207-208):
[8] Design of a low-voltage BiCMOS four-quadrant analog multiplier
Guan, Hui
Tang, Yusheng
[J]. Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2000, 20 (03): : 270 - 275
[9] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier
Boonchu, Boonchai
[J]. 2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
[10] Compact low-voltage CMOS four-quadrant analogue multiplier
Sawigun, C.
Demosthenous, A.
[J]. ELECTRONICS LETTERS, 2006, 42 (20) : 1149 - 1151

← 1 2 3 4 5 →