Tuning Instruction Customisation for Reconfigurable System-on-Chip

被引：0

作者：

Ho, Chun Hok ^{[1
]}

Luk, Wayne ^{[1
]}

Szefer, Jakub M. ^{[2
]}

Lee, Ruby B. ^{[2
]}

机构：

[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England

[2] Princeton Univ, Dept Elect Engn, Princeton, NJ USA

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes four techniques for tuning instruction customisation for reconfigurable system-on-chip (SoC) devices. These techniques involve tuning custom instruction granularity, tuning custom instruction hardware, tuning based on run-time information, and instrumentation for tuning analysis. The proposed approach has been used in deriving custom instructions for advanced bit manipulation applications for the MicroBlaze processor. We show that for a transfer coding application, custom instructions with an increase of 23% in area can improve performance by 13 times.

引用

页码：61 / +

页数：2

共 50 条

[41] Implementation of W-CDMA Slot Synchronization on a Reconfigurable System-on-Chip
Garzia, Fabio
Brunelli, Claudio
Giliberto, Carmelo
Airoldi, Roberto
Nurmi, Jari
2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 37 - +
[42] Interfacing methodologies for IP re-use in reconfigurable system-on-chip
Lee, TL
Bergmann, NW
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 454 - 463
[43] Dynamic adaptation of Hardware-Software scheduling for reconfigurable system-on-chip
Ghaffari, Fakhreddine
Miramond, Benoit
Verdier, Francois
RSP 2008: 19TH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2008, : 112 - 118
[44] Enhancements of reconfigurable system-on-chip data processing units for space application
Osterloh, B.
Michalik, H.
Fiethe, B.
Bubenhagen, F.
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 258 - +
[45] SystemG-based reconfigurable IP modelling for system-on-chip design
Ahmadinia, Ali
Ahmad, Balal
Erdogan, Ahmet
Arslan, Tughrul
PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 362 - 367
[46] On the Design of Highly Reliable System-on-Chip using Dynamically Reconfigurable FPGAs
Du, Boyang
Sterpone, Luca
Venditti, Lorenzo
Codinachs, David Merodio
2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
[47] Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip
Mignolet, JY
Nollet, V
Coene, P
Verkest, D
Vernalde, S
Lauwereins, R
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 986 - 991
[48] A real-time asymmetric multiprocessor reconfigurable system-on-chip architecture
Xie, X
Williams, JA
Bergmann, NW
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
[49] A HIPERLAN/2-IEEE 802.11a reconfigurable System-on-Chip
Blionas, S
Masselos, K
Dre, C
Drosos, C
Ieromnimon, F
Pagonis, T
Pneymatikakis, A
Tatsaki, A
Trimis, T
Vontzalidis, A
Metafas, D
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1080 - 1083
[50] Hardware building blocks of a mixed granularity reconfigurable system-on-chip platform
Masselos, K
Blionas, S
Mignolet, JY
Foster, A
Soudris, D
Nikolaidis, S
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 613 - 622

← 1 2 3 4 5 →