Tuning Instruction Customisation for Reconfigurable System-on-Chip

被引：0

作者：

Ho, Chun Hok ^{[1
]}

Luk, Wayne ^{[1
]}

Szefer, Jakub M. ^{[2
]}

Lee, Ruby B. ^{[2
]}

机构：

[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England

[2] Princeton Univ, Dept Elect Engn, Princeton, NJ USA

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes four techniques for tuning instruction customisation for reconfigurable system-on-chip (SoC) devices. These techniques involve tuning custom instruction granularity, tuning custom instruction hardware, tuning based on run-time information, and instrumentation for tuning analysis. The proposed approach has been used in deriving custom instructions for advanced bit manipulation applications for the MicroBlaze processor. We show that for a transfer coding application, custom instructions with an increase of 23% in area can improve performance by 13 times.

引用

页码：61 / +

页数：2

共 50 条

[21] Multi stream cipher architecture for reconfigurable system-on-chip
Wee, C. M.
Sutton, P. R.
Bergmann, N. W.
Williams, J. A.
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 769 - 772
[22] System level modelling of reconfigurable FFT architecture for system-on-chip design
Ahmadinia, Ali
Ahmad, Balal
Arslan, Tughrul
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 169 - +
[23] A system-on-chip dynamically reconfigurable FPGA platform for matrix inversion
Jianwen, Luo
Chuen, Jong Ching
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 465 - 468
[24] A domain specific reconfigurable Viterbi fabric for system-on-chip applications
Zhan, Cheng
Arslan, Tughrul
Khawam, Sami
Lindsay, Iain
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 916 - 919
[25] A reconfigurable system-on-chip architecture for medical imaging: Preliminary results
Zhang, Hui
Gu, Zi
Xia, Mingxin
Tang, Zhiwei
Hu, Guangshu
2005 27TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-7, 2005, : 1747 - 1749
[26] A reconfigurable computing processor core for multimedia system-on-chip applications
Department of Electrical Engineering, National Chung Hsing University, No, 250, Kuo Kuang Road, Taichung, Taiwan
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 4 B (3336-3342):
[27] Dynamic hardware-software partitioning on reconfigurable system-on-chip
Waldeck, P
Bergmann, N
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 102 - 105
[28] Platform Independent GUI for Reconfigurable Ultrasonic System-on-Chip Hardware
Boulet, Clementine
Ricard, Eric Rovira
Gilliland, Spenser
Gonnot, Thomas
Saniie, Jafar
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 298 - 302
[29] SystemC-based design methodology for reconfigurable system-on-chip
Qu, Y
Tiensyrjä, K
Soininen, JP
DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 364 - 371
[30] Hardware support for real-time reconfigurable system-on-chip
Waldeck, PJ
Bergmann, NW
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 464 - 469

← 1 2 3 4 5 →