Tuning Instruction Customisation for Reconfigurable System-on-Chip

被引：0

作者：

Ho, Chun Hok ^{[1
]}

Luk, Wayne ^{[1
]}

Szefer, Jakub M. ^{[2
]}

Lee, Ruby B. ^{[2
]}

机构：

[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England

[2] Princeton Univ, Dept Elect Engn, Princeton, NJ USA

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes four techniques for tuning instruction customisation for reconfigurable system-on-chip (SoC) devices. These techniques involve tuning custom instruction granularity, tuning custom instruction hardware, tuning based on run-time information, and instrumentation for tuning analysis. The proposed approach has been used in deriving custom instructions for advanced bit manipulation applications for the MicroBlaze processor. We show that for a transfer coding application, custom instructions with an increase of 23% in area can improve performance by 13 times.

引用

页码：61 / +

页数：2

共 50 条

[31] Performance Analysis of Reconfigurable Ultrasonic System-on-Chip Hardware Platform
Govindan, Pramod
Gilliland, Spenser
Kasaeifard, Alireza
Gonnot, Thomas
Saniie, Jafar
2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1550 - 1553
[32] A Reconfigurable System-on-Chip Architecture for Pico-Satellite Missions
Vladimirova, Tanya
Wu, Xiaofeng
WOTUG-30: COMMUNICATING PROCESS ARCHITECTURES 2007, 2007, 65 : 493 - 502
[33] A reconfigurable computing processor core for multimedia system-on-chip applications
Lai, Yeong-Kang
Chen, Lien-Fei
Chen, Jian-Chou
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3336 - 3342
[34] Trigonometric computing embedded in a dynamically reconfigurable CORDIC system-on-chip
Fons, Francisco
Fons, Mariano
Canto, Enrique
Lopez, Mariano
RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 122 - 127
[35] FPGA system-on-chip soft IP design: A reconfigurable DSP
Martina, M
Molino, A
Vacca, F
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 196 - 199
[36] Hardware/software instruction set configurability for system-on-chip processors
Wang, A
Killian, E
Maydan, D
Rowen, C
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 184 - 188
[37] SoCWire: A Network-on-Chip approach for Reconfigurable System-on-Chip designs in space applications
Osterloh, B.
Michalik, H.
Fiethe, B.
Kotarowski, K.
PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 51 - 56
[38] Reconfigurable System-on-Chip Architectures for Robust Visual SLAM on Humanoid Robots
Gkeka, Maria Rafaela
Patras, Alexandros
Tavoularis, Nikolaos
Piperakis, Stylianos
Hourdakis, Emmanouil
Trahanias, Panos
Antonopoulos, Christos D.
Lalis, Spyros
Bellas, Nikolaos
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (02)
[39] Reconfigurable system-on-chip data processing units for space Imaging instruments
Fiethe, B.
Michalik, H.
Dierker, C.
Osterloh, B.
Zhou, G.
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 977 - 982
[40] Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip
Ebadi, Zahra S.
Avanaki, Allreza N.
Saleh, Resve
Ivanov, Andre
INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 149 - 160

← 1 2 3 4 5 →