Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip

被引：0

作者：

Mignolet, JY ^{[1
]}

Nollet, V ^{[1
]}

Coene, P ^{[1
]}

Verkest, D ^{[1
]}

Vernalde, S ^{[1
]}

Lauwereins, R ^{[1
]}

机构：

[1] IMEC vzw, B-3001 Louvain, Belgium

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The ability to (re)schedule a task either in hardware or software will be an important asset in a reconfigurable systems-on-chip. To support this feature we have developed an infrastructure that, combined with a suitable design environment permits the implementation and management of hardware/software relocatable tasks. This paper presents the general scope of our research, and details the communication scheme, the design environment and the hardware/software context switching issues. The infrastructure proved its feasibility by allowing us to design a relocatable video decoder. When implemented on an embedded platform, the decoder performs at 23 frames/s (320x240 pixels, 16 bits per pixel) in reconfigurable hardware and 6 frames/s in software.

引用

页码：986 / 991

页数：6

共 50 条

[1] Reconfigurable System-On-Chip Design Using FPGA
Muralikrishna, B.
Madhumati, G. L.
Khan, Habibulla
Deepika, K. Gnana
[J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
[2] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
Phanibhushana, Bharath
Kundu, Sandip
[J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
[3] System level modelling of reconfigurable FFT architecture for system-on-chip design
Ahmadinia, Ali
Ahmad, Balal
Arslan, Tughrul
[J]. NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 169 - +
[4] SystemC-based design methodology for reconfigurable system-on-chip
Qu, Y
Tiensyrjä, K
Soininen, JP
[J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 364 - 371
[5] FPGA system-on-chip soft IP design: A reconfigurable DSP
Martina, M
Molino, A
Vacca, F
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 196 - 199
[6] Egret: a platform for reconfigurable system-on-chip
Bergmann, NW
Williams, JA
[J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 295 - 302
[7] Enabling technologies for reconfigurable system-on-chip
Bergmann, NW
[J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 360 - 363
[8] A reconfigurable architecture for DSP system-on-chip
Dung, LR
Lee, YL
Wu, CM
[J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 109 - 113
[9] On-chip communication architectures for reconfigurable system-on-chip
Lee, AS
Bergmann, NW
[J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 332 - 335
[10] On-chip interconnect schemes for reconfigurable system-on-chip
Lee, AS
Bergmann, NW
[J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453

← 1 2 3 4 5 →