Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip

被引：0

作者：

Mignolet, JY ^{[1
]}

Nollet, V ^{[1
]}

Coene, P ^{[1
]}

Verkest, D ^{[1
]}

Vernalde, S ^{[1
]}

Lauwereins, R ^{[1
]}

机构：

[1] IMEC vzw, B-3001 Louvain, Belgium

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The ability to (re)schedule a task either in hardware or software will be an important asset in a reconfigurable systems-on-chip. To support this feature we have developed an infrastructure that, combined with a suitable design environment permits the implementation and management of hardware/software relocatable tasks. This paper presents the general scope of our research, and details the communication scheme, the design environment and the hardware/software context switching issues. The infrastructure proved its feasibility by allowing us to design a relocatable video decoder. When implemented on an embedded platform, the decoder performs at 23 frames/s (320x240 pixels, 16 bits per pixel) in reconfigurable hardware and 6 frames/s in software.

引用

页码：986 / 991

页数：6

共 50 条

[21] Design of Multiple-Target Tracking System on Heterogeneous System-on-Chip Devices
Zhong, Guanwen
Niar, Smail
Prakash, Alok
Mitra, Tulika
[J]. IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2016, 65 (06) : 4802 - 4812
[22] System-on-chip research infrastructure for Canadian universities
Gale, D
[J]. 2001 International Conference on Microelectronic Systems Education, Proceedings: DESIGNING MICROSYSTEMS IN THE NEW MILLENNIUM, 2001, : 46 - 49
[23] A Distributed Functional Verification Environment for the Design of System-on-Chip in Heterogeneous Architectures
Silva, Thiago W. B.
Morais, Daniel C.
Andrade, Halamo G. R.
Nunes, Felipe C. A.
Kurt Melcher, Elmar Uwe
Nogueira Lima, Antonio Marcus
Brito, Alisson, V
[J]. 2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
[24] HW/SW Co-design for Reconfigurable Ultrasonic System-on-Chip Platform
Govindan, Pramod
Gilliland, Spenser
Gonnot, Thomas
Saniie, Jafar
[J]. 2013 IEEE INTERNATIONAL CONFERENCE ON ELECTRO-INFORMATION TECHNOLOGY (EIT 2013), 2013,
[25] A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design
Beretta, Ivan
Rana, Vincenzo
Atienza, David
Sciuto, Donatella
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (08) : 1211 - 1224
[26] An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip
Wiersema, Tobias
Bockhorn, Arne
Platzner, Marco
[J]. COMPUTERS & ELECTRICAL ENGINEERING, 2016, 55 : 112 - 122
[27] System-on-Chip Design and Implementation
Brackenbury, Linda E. M.
Plana, Luis A.
Pepper, Jeffrey
[J]. IEEE TRANSACTIONS ON EDUCATION, 2010, 53 (02) : 272 - 281
[28] Gamification of System-on-Chip Design
Hamalainen, Timo D.
Salminen, Erno
[J]. 2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
[29] A dynamically reconfigurable system-on-chip for implementing wireless MACs
Nabi, Syed Waqar
Wells, Cade C.
Vanderbauwhede, Wim
[J]. 2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 37 - +
[30] Programmable parallel coprocessor architectures for reconfigurable system-on-chip
Williams, J
Bergmann, N
[J]. 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 193 - 200

← 1 2 3 4 5 →