共 50 条
- [1] Reconfigurable HW-SW Co-design Platform for Lung Cancer Detection and Classification [J]. 2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 157 - 162
- [3] A Reconfigurable SoPC Based on HW-SW Co-design [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-5, 2008, : 286 - 289
- [4] A New Hw/Sw Co-Design Method For Multiprocessor System On Chip Applications [J]. ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 253 - 256
- [5] On the Use of a UML-Based HW/SW Co-Design Platform for Reconfigurable Cryptographic Systems [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2221 - 2224
- [6] DEMAC: A Modular Platform for HW-SW Co-Design [J]. PROCEEDINGS OF FOURTH ANNUAL WORKSHOP ON EMERGING PARALLEL AND DISTRIBUTED RUNTIME SYSTEMS AND MIDDLEWARE (IPDRM 2020), 2020, : 25 - 32
- [7] SystemC-based HW/SW Co-Simulation Platform for System-on-Chip (SoC) Design Space Exploration [J]. ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 544 - 549
- [8] Platform Independent GUI for Reconfigurable Ultrasonic System-on-Chip Hardware [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 298 - 302
- [9] Performance Analysis of Reconfigurable Ultrasonic System-on-Chip Hardware Platform [J]. 2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1550 - 1553
- [10] System-level co-design methodology based on platform design flow for system-on-chip [J]. 7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 246 - 249