A Reconfigurable SoPC Based on HW-SW Co-design

被引：0
|
作者：
Liu, Limin [1 ]
机构：
[1] Huzhou Univ, Inst Embedded Syst, IT Sch, Huzhou 313000, Zhejiang, Peoples R China
来源：
2008 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-5 | 2008年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Reconfigurable SoPC is an advanced component for distributed and real time applications. Co-design of HW and SW for SoPC are both in hierarchy and hybrid. For hierarchy, a SoPC application design may be concerned to C language, Assembly, Hardware Description Language HDL and PLD hardware. For hybrid, the SoPC hardware is built by HDL programming on PLD in some design level. That means the hardware is designed by software. In this paper, a method of co-design of SoPC with HW and SW is discussed. As an example, some display IP component design of a SoPC is issued. The result of simulation indicates that the design is available and successful. The co-design is useful and significant to improve performance of some computing systems.
引用
收藏
页码：286 / 289
页数：4
相关论文
共 50 条
  • [1] Reconfigurable HW-SW Co-design Platform for Lung Cancer Detection and Classification
    Sharma, Ayushparth
    Lata, Kusum
    [J]. 2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 157 - 162
  • [2] DEMAC: A Modular Platform for HW-SW Co-Design
    Perdomo, Diego A. Roa
    Kabrick, Ryan
    Diaz, Jose M. Monsalve
    Raskar, Siddhisanket
    Fox, Dawson
    Gao, Guang R.
    [J]. PROCEEDINGS OF FOURTH ANNUAL WORKSHOP ON EMERGING PARALLEL AND DISTRIBUTED RUNTIME SYSTEMS AND MIDDLEWARE (IPDRM 2020), 2020, : 25 - 32
  • [3] Hw-sw co-design of mpsoc using fgpa ip cores
    Nita, Iulian
    Zdru, Gabriel
    [J]. UPB Scientific Bulletin, Series C: Electrical Engineering, 2013, 75 (01): : 135 - 150
  • [4] A VLIW architecture simulator innovative approach for HW-SW co-design
    Barbieri, I
    Bariani, M
    Raggio, M
    [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, PROCEEDINGS VOLS I-III, 2000, : 1375 - 1378
  • [5] HW-SW CO-DESIGN OF MPSOC USING FGPA IP CORES
    Nita, Iulian
    Zdru, Gabriel
    [J]. UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2013, 75 (01): : 135 - 150
  • [6] HW-SW co-design and verification of a multi-standard video and image codec
    Llopis, RP
    Oosterhuis, M
    Ramanathan, S
    [J]. INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 393 - 398
  • [7] A reconfigurable RTOS with HW/SW co-scheduling for SOPC
    Deng, QX
    Wei, SS
    Xu, H
    Han, Y
    Yu, G
    [J]. ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 116 - 121
  • [8] HW-SW design flow of a nano-satellite using UML and CodeSimulink co-design environment
    Tranchero, Maurizio
    [J]. CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 85 - 88
  • [9] Initiatives for HW/SW co-design
    不详
    [J]. COMPUTER DESIGN, 1998, 37 (01): : 68 - 68
  • [10] On the Use of a UML-Based HW/SW Co-Design Platform for Reconfigurable Cryptographic Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2221 - 2224
12345