Improvement in Self-Heating Characteristic by Incorporating Hetero-Gate-Dielectric in Gate-All-Around MOSFETs

被引:24
|
作者
Song, Young Suh [1 ,2 ]
Kim, Jang Hyun [3 ]
Kim, Garam [4 ]
Kim, Hyun-Min [1 ]
Kim, Sangwan [5 ]
Park, Byung-Gook [1 ]
机构
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Interuniv Semicond Res Ctr, Seoul 08826, South Korea
[2] Korea Mil Acad, Dept Comp Sci, Seoul 01805, South Korea
[3] Pukyong Natl Univ, Sch Elect Engn, Busan 48513, South Korea
[4] Myongji Univ, Dept Elect Engn, Yongin 17058, South Korea
[5] Ajou Univ, Dept Elect & Comp Engn, Suwon 16499, South Korea
基金
新加坡国家研究基金会;
关键词
MOSFET; Logic gates; Gallium arsenide; Thermal conductivity; Hafnium oxide; Conductivity; Calibration; Self-heating effects (SHEs); hetero-gate-dielectric (HGD); GAA MOSFETs; nanowire; high-k; gate current; RELIABILITY; TRANSISTORS; GEOMETRY;
D O I
10.1109/JEDS.2020.3038391
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For improving self-heating effects (SHEs) in gate-all-around metal-oxide-semiconductor field-effect transistors (GAA MOSFETs), hetero-gate-dielectric (HGD) is utilized. The HGD consists of hafnium dioxide (HfO2) and silicon dioxide (SiO2), which has high thermal conductivity, hence SHEs are improved. In order to validate the HGD, technology computer-aided design (TCAD) simulation is performed through Synopsys Sentaurus three-dimensional (3D) tool. As a result, when the HGD is adopted in GAA MOSFETs, SHEs can be significantly improved from 498 K to 415 K. In addition, suppression of gate current, more than 2 orders, is also achieved because of bigger bandgap of SiO2 in HGD. Consequently, this structure takes advantage of higher thermal conductivity and bigger bandgap of SiO2, and higher permittivity of HfO2 for improving SHEs and gate leakage current.
引用
收藏
页码:36 / 41
页数:6
相关论文
共 50 条
  • [41] Impact of Different Gate Dielectric Materials on Analog/RF Performance of Dielectric-Pocket Double Gate-All-Around (DP - DGAA) MOSFETs
    Purwar, Vaibhav
    Gupta, Rajeev
    Awasthi, Himanshi
    Dubey, Sarvesh
    [J]. SILICON, 2022, 14 (15) : 9361 - 9366
  • [42] Design and optimization considerations for bulk gate-all-around nanowire MOSFETs
    Song, Yi
    Xu, Qiuxia
    Zhou, Huajie
    Cai, Xiaowu
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (10)
  • [43] Compact Modeling of Quantization Effects for Cylindrical Gate-All-Around MOSFETs
    Cousin, Bastien
    Rozeau, Olivier
    Jaud, Marie-Anne
    Jomaah, Jalal
    [J]. ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 269 - +
  • [44] STATIC CHARACTERISTICS OF GATE-ALL-AROUND SOI MOSFETS AT CRYOGENIC TEMPERATURES
    SIMOEN, E
    CLAEYS, C
    [J]. PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1995, 148 (02): : 635 - 642
  • [45] Drain current modelling of double gate-all-around (DGAA) MOSFETs
    Kumar, Arun
    Bhushan, Shiv
    Tiwari, Pramod Kumar
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (04) : 519 - 525
  • [46] Compact modeling of quantum confinements in nanoscale gate-all-around MOSFETs
    Peng, Baokang
    Jiao, Yanxin
    Zhong, Haotian
    Rong, Zhao
    Wang, Zirui
    Xiao, Ying
    Wong, Waisum
    Zhang, Lining
    Wang, Runsheng
    Huang, Ru
    [J]. FUNDAMENTAL RESEARCH, 2024, 4 (05): : 1306 - 1313
  • [47] Low temperature single electron characteristics in gate-all-around MOSFETs
    Pott, Vincent
    Bouvet, Didier
    Boucart, Julien
    Tschuor, Lucas
    Moselund, Kirsten E.
    Ionescu, Adrian M.
    [J]. ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 427 - +
  • [48] Numerical Model of Gate-All-Around MOSFET With Vacuum Gate Dielectric for Biomolecule Detection
    Gautam, Rajni
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (12) : 1756 - 1758
  • [49] Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor
    Kang, Min Jae
    Myeong, Ilho
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 343 - 345
  • [50] Impact of Device Parameters on the Threshold Voltage of Double-Gate, Tri-Gate and Gate-All-Around MOSFETs
    Jha, Shankaranand
    Choudhary, Santosh Kumar
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 596 - 599