共 50 条
- [1] Compact model of the nanoscale gate-all-around MOSFET [J]. SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR-ON-INSULATOR STRUCTURES AND DEVICES OPERATING IN A HARSH ENVIRONMENT, 2005, 185 : 321 - 326
- [2] Analytic potential model for asymmetricunderlap gate-all-around MOSFET [J]. NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 776 - 779
- [3] An Analytical Gate-All-Around MOSFET Model for Circuit Simulation [J]. ADVANCES IN MATERIALS SCIENCE AND ENGINEERING, 2015, 2015
- [6] A complete Verilog-A Gate-All-Around junctionless MOSFET model [J]. 2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
- [7] An Area Efficient Gate-All-Around Ring MOSFET [J]. 2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 118 - 119
- [8] Effects of High-k Dielectric Materials on Electrical Performance of Double Gate and Gate-All-Around MOSFET [J]. INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING, 2020, 12 (02): : 81 - 88