STATIC CHARACTERISTICS OF GATE-ALL-AROUND SOI MOSFETS AT CRYOGENIC TEMPERATURES

被引:3
|
作者
SIMOEN, E
CLAEYS, C
机构
[1] IMEC, Leuven
关键词
D O I
10.1002/pssa.2211480233
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The operation of so-called gate-all-around (GAA) dual-gate silicon-on-insulator (SOI) MOSFETs at cryogenic temperatures (77 K and 4.2 K) is discussed. It is shown that the transconductance increases by a factor of two upon cooling to 77 K, both for the subthreshold edge conduction and for the inversion channel. Therefore, the performance improvement of the GAA structures over conventional SOI, or bulk MOSFETs is maintained down to liquid helium temperatures. Furthermore, the n-channel devices show negligible hysteresis and kink even at 4.2 K. Metastable behaviour is only observed after the application of a proper bias step to the back-gate electrode.
引用
收藏
页码:635 / 642
页数:8
相关论文
共 50 条
  • [1] DC CHARACTERISTICS OF GATE-ALL-AROUND (GAA) SILICON-ON-INSULATOR MOSFETS AT CRYOGENIC TEMPERATURES
    SIMOEN, E
    CLAEYS, C
    JOURNAL DE PHYSIQUE IV, 1994, 4 (C6): : 51 - 56
  • [2] Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    SOLID-STATE ELECTRONICS, 2018, 143 : 27 - 32
  • [3] Subthreshold Swing in Silicon Gate-All-Around Nanowire and Fully Depleted SOI MOSFETs at Cryogenic Temperature
    Sekiguchi, Shohei
    Ahn, Min-Ju
    Mizutani, Tomoko
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1151 - 1154
  • [4] Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
    Gu, Jie
    Zhang, Qingzhu
    Wu, Zhenhua
    Yao, Jiaxin
    Zhang, Zhaohao
    Zhu, Xiaohui
    Wang, Guilei
    Li, Junjie
    Zhang, Yongkui
    Cai, Yuwei
    Xu, Renren
    Xu, Gaobo
    Xu, Qiuxia
    Yin, Huaxiang
    Luo, Jun
    Wang, Wenwu
    Ye, Tianchun
    NANOMATERIALS, 2021, 11 (02) : 1 - 11
  • [5] On quantum effects and low frequency noise spectroscopy in Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 5 - 8
  • [6] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [7] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [8] Germanium Gate-All-Around pFETs on SOI
    Chang, H. -C
    Hsu, S. -H
    Chu, C. -L
    Chen, Y. -T
    Tu, W. -H
    Sung, P. -J
    Luo, G-Li
    Yin, Y. -C.
    Liu, C. W.
    SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 31 - 37
  • [9] Low temperature single electron characteristics in gate-all-around MOSFETs
    Pott, Vincent
    Bouvet, Didier
    Boucart, Julien
    Tschuor, Lucas
    Moselund, Kirsten E.
    Ionescu, Adrian M.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 427 - +
  • [10] RF and noise model of gate-all-around MOSFETs
    Lazaro, A.
    Iniguez, B.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (07)