STATIC CHARACTERISTICS OF GATE-ALL-AROUND SOI MOSFETS AT CRYOGENIC TEMPERATURES

被引:3
|
作者
SIMOEN, E
CLAEYS, C
机构
[1] IMEC, Leuven
关键词
D O I
10.1002/pssa.2211480233
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The operation of so-called gate-all-around (GAA) dual-gate silicon-on-insulator (SOI) MOSFETs at cryogenic temperatures (77 K and 4.2 K) is discussed. It is shown that the transconductance increases by a factor of two upon cooling to 77 K, both for the subthreshold edge conduction and for the inversion channel. Therefore, the performance improvement of the GAA structures over conventional SOI, or bulk MOSFETs is maintained down to liquid helium temperatures. Furthermore, the n-channel devices show negligible hysteresis and kink even at 4.2 K. Metastable behaviour is only observed after the application of a proper bias step to the back-gate electrode.
引用
收藏
页码:635 / 642
页数:8
相关论文
共 50 条
  • [31] Low-Frequency Noise in Vertical InAs/InGaAs Gate-All-Around MOSFETs at 15 K for Cryogenic Applications
    Ram, Mamidala Saketh
    Svensson, Johannes
    Skog, Sebastian
    Johannesson, Sofie
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (12) : 2033 - 2036
  • [32] Temperature-dependent characteristics of cylindrical gate-all-around twin silicon nanowire MOSFETs (TSNWFETs)
    Cho, Keun Hwi
    Suk, Sung Dae
    Yeoh, Yun Young
    Li, Ming
    Yeo, Kyoung Hwan
    Kim, Dong-Won
    Park, Donggun
    Lee, Won-Seong
    Jung, Young Chai
    Hong, Byung Hak
    Hwang, Sung Woo
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1129 - 1131
  • [33] Electrical Characteristics of In0.5Ga0.47As Gate-All-Around MOSFETs With Different Nanowire Shapes
    Ko, Hua-Lun
    Quang Ho Luc
    Huang, Ping
    Chen, Si-Meng
    Wu, Jing-Yuan
    Nhan-Ai Tran
    Chang, Edward Yi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (08) : 4183 - 4187
  • [34] Study of Circuits Based on SOI-vertical Gate-All-Around FET
    Jayachandran, Remya
    Komaragiri, Rama S.
    Subramaniam, P. C.
    IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
  • [35] Local volume inversion and corner effects in triangular gate-all-around MOSFETs
    Moselund, Kirsten E.
    Bouvet, Didier
    Tschuor, Lucas
    Pott, Vincent
    Dainesi, Paolo
    Ionescu, Adrian M.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 359 - +
  • [36] InAs Nanowire Gate-All-Around MOSFETs by Heterogeneous Planar VLS Growth
    Zhang, Chen
    Choi, Wonsik
    Mohseni, Parsian
    Li, Xiuling
    2015 73RD ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2015, : 181 - 182
  • [37] Potential and Quantum Threshold Voltage Modeling of Gate-All-Around Nanowire MOSFETs
    Pandian, M.
    Balamurugan, N.
    Pricilla, A.
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [38] InAs Gate-all-around Nanowire MOSFETs by Top-down Approach
    Wu, H.
    Lou, X. B.
    Si, M.
    Zhang, J. Y.
    Gordon, R. G.
    Tokranov, V.
    Oktyabrsky, S.
    Ye, P. D.
    2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2014, : 213 - +
  • [39] Modeling, verification and comparison of short-channel double gate and gate-all-around MOSFETs
    Kolberg, S.
    Borli, H.
    Fjeldly, T. A.
    MATHEMATICS AND COMPUTERS IN SIMULATION, 2008, 79 (04) : 1107 - 1115
  • [40] Modeling gate-all-around Si/SiGe MOSFETs and circuits for digital applications
    Kumar, Subindu
    Kumari, Amrita
    Das, Mukul Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (01) : 47 - 60