STATIC CHARACTERISTICS OF GATE-ALL-AROUND SOI MOSFETS AT CRYOGENIC TEMPERATURES

被引:3
|
作者
SIMOEN, E
CLAEYS, C
机构
[1] IMEC, Leuven
关键词
D O I
10.1002/pssa.2211480233
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The operation of so-called gate-all-around (GAA) dual-gate silicon-on-insulator (SOI) MOSFETs at cryogenic temperatures (77 K and 4.2 K) is discussed. It is shown that the transconductance increases by a factor of two upon cooling to 77 K, both for the subthreshold edge conduction and for the inversion channel. Therefore, the performance improvement of the GAA structures over conventional SOI, or bulk MOSFETs is maintained down to liquid helium temperatures. Furthermore, the n-channel devices show negligible hysteresis and kink even at 4.2 K. Metastable behaviour is only observed after the application of a proper bias step to the back-gate electrode.
引用
收藏
页码:635 / 642
页数:8
相关论文
共 50 条
  • [41] Modeling of Quasi-Ballistic Silicon Cylindrical Gate-All-Around MOSFETs
    Vimala, P.
    JOURNAL OF NANO RESEARCH, 2015, 32 : 51 - U74
  • [42] Modeling gate-all-around Si/SiGe MOSFETs and circuits for digital applications
    Subindu Kumar
    Amrita Kumari
    Mukul Kumar Das
    Journal of Computational Electronics, 2017, 16 : 47 - 60
  • [43] Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs
    Iniguez, Benjamin
    Fjeldly, Tor A.
    Lazaro, Antonio
    Danneville, Francois
    Deen, M. Jamal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2128 - 2142
  • [44] GeSn Vertical Gate-all-around Nanowire n-type MOSFETs
    Junk, Yannik
    Frauenrath, Marvin
    Han, Yi
    Diaz, Omar Concepcion
    Bae, Jin-Hee
    Hartmann, Jean-Michel
    Gruetzmacher, Detlev
    Buca, Dan
    Zhao, Qing-Tai
    ESSDERC 2022 - IEEE 52ND EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2022, : 364 - 367
  • [45] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
  • [46] Two-dimensional confinement effects in gate-all-around (GAA) MOSFETS
    Baie, X
    Colinge, JP
    SOLID-STATE ELECTRONICS, 1998, 42 (04) : 499 - 504
  • [47] A LOW-FREQUENCY NOISE STUDY OF GATE-ALL-AROUND SOI TRANSISTORS
    SIMOEN, E
    MAGNUSSON, U
    CLAEYS, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2054 - 2059
  • [48] Increased hot carrier effects in Gate-All-Around SOI nMOSFET's
    Park, JT
    Choi, NJ
    Yu, CG
    Jeon, SH
    Colinge, JP
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1427 - 1432
  • [49] An Inversion-Charge Analytical Model for Square Gate-All-Around MOSFETs
    Moreno Perez, Enrique
    Roldan Aranda, Juan Bautista
    Garcia Ruiz, Francisco J.
    Barrera Rosillo, Domingo
    Ibanez Perez, Maria Jose
    Godoy, Andres
    Gamiz, Francisco
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) : 2854 - 2861
  • [50] Intrinsic Tolerance to Total Ionizing Dose Radiation in Gate-All-Around MOSFETs
    Comfort, Everett S.
    Rodgers, Martin P.
    Allen, William
    Gausepohl, Steve C.
    Zhang, Enxia X.
    Alles, Michael L.
    Hughes, Harold L.
    McMarr, Patrick J.
    Lee, Ji Ung
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (06) : 4483 - 4487