RF and noise model of gate-all-around MOSFETs

被引:19
|
作者
Lazaro, A. [1 ]
Iniguez, B. [1 ]
机构
[1] Univ Rovira & Virgili, Dept Enginyeria Elect Elect & Automat, Tarragona 43007, Spain
关键词
D O I
10.1088/0268-1242/23/7/075022
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon-on-insulator (SOI) devices are excellent candidates to become an alternative to conventional bulk CMOS. The most promising SOI devices for the nanoscale range are based on multiple gate structures such as surrounding gate (SGT) or gate-all-around (GAA). These devices could be used for high-frequency application due to a significant increase in the transition frequency fit for these devices. We present a new analytical model for cylindrical undoped (lightly doped) GAA or SGT MOSFETs for dc, RF and noise analyses. The model is based on a surface potential formulation for charge control and a drift-diffusion transport model. Short-channel effects, velocity saturation effects and quantum effects have been incorporated in the model. The dc model has been extended to ac and noise using the active transmission line method. Using this model, GAA RF and noise performances are studied.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] High Frequency and Noise Model of Gate-All-Around MOSFETs
    Nae, B.
    Lazaro, A.
    Iniguez, B.
    [J]. PROCEEDINGS OF THE 2009 SPANISH CONFERENCE ON ELECTRON DEVICES, 2009, : 112 - 115
  • [2] High-frequency compact analytical noise model of gate-all-around MOSFETs
    Lazaro, A.
    Nae, B.
    Muthupandian, C.
    Iniguez, B.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (03)
  • [3] An analytical mobility model for square Gate-All-Around MOSFETs
    Tienda-Luna, I. M.
    Roldan, J. B.
    Ruiz, F. G.
    Blanque, C. M.
    Gamiz, F.
    [J]. SOLID-STATE ELECTRONICS, 2013, 90 : 18 - 22
  • [4] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [5] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    [J]. CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [6] Design optimization of gate-all-around (GAA) MOSFETs
    Song, JY
    Choi, WY
    Park, JH
    Lee, JD
    Park, BG
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2006, 5 (03) : 186 - 191
  • [7] Comparative analysis of heavy ions and alpha particles impact on gate-all-around TFETs and gate-all-around MOSFETs
    Kumar, Pankaj
    Koley, Kalyan
    Kumar, Subindu
    [J]. MICRO AND NANOSTRUCTURES, 2024, 192
  • [8] Corner effects in double-gate/gate-all-around MOSFETs
    Hou Xiao-Yu
    Zhou Fa-Long
    Huang Ru
    Zhang Xing
    [J]. CHINESE PHYSICS, 2007, 16 (03): : 812 - 816
  • [9] An Inversion-Charge Analytical Model for Square Gate-All-Around MOSFETs
    Moreno Perez, Enrique
    Roldan Aranda, Juan Bautista
    Garcia Ruiz, Francisco J.
    Barrera Rosillo, Domingo
    Ibanez Perez, Maria Jose
    Godoy, Andres
    Gamiz, Francisco
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) : 2854 - 2861
  • [10] Impact of Temperature on Analog/RF Performance of Dielectric Pocket Gate-all-around (DPGAA) MOSFETs
    Himanshi Awasthi
    Nitish Kumar
    Vaibhav Purwar
    Rajeev Gupta
    Sarvesh Dubey
    [J]. Silicon, 2021, 13 : 2071 - 2075