Corner effects in double-gate/gate-all-around MOSFETs

被引:7
|
作者
Hou Xiao-Yu [1 ]
Zhou Fa-Long [1 ]
Huang Ru [1 ]
Zhang Xing [1 ]
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源
CHINESE PHYSICS | 2007年 / 16卷 / 03期
关键词
GAA; DG; DIBL; S-top; D-top; corner effect;
D O I
10.1088/1009-1963/16/3/042
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Two kinds of corner effects existing in double-gate (DG) and gate-all-around (GAA) MOSFETs have been investigated by three-dimensional (3D) and two-dimensional (2D) simulations. It is found that the corner effect caused by conterminous gates, which is usually deemed to deteriorate the transistor performance, does not always play a negative role in GAA transistors. It can suppress the leakage current of transistors with low channel doping, though it will enhance the leakage current at high channel doping. The study of another kind of corner effect, which exists in the corner at the bottom of the silicon pillar of DG/GAA vertical MOSFETs, indicates that the D-top structure with drain on the top of the device pillar of vertical transistor shows great advantage due to lower leakage current and better DIBL (drain induced barrier lowering) effect immunity than the S-top structure with source on the top of the device pillar. Therefore the D-top structure is more suitable when the requirement in leakage current and short channel character is critical.
引用
收藏
页码:812 / 816
页数:5
相关论文
共 50 条
  • [1] Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs
    Iniguez, Benjamin
    Fjeldly, Tor A.
    Lazaro, Antonio
    Danneville, Francois
    Deen, M. Jamal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2128 - 2142
  • [2] Precise Modeling Framework for Short-Channel Double-Gate and Gate-All-Around MOSFETs
    Borli, Hakon
    Kolberg, Sigbjorn
    Fjeldly, Tor A.
    Iniguez, Benjamin
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2678 - 2686
  • [3] Impact of Device Parameters on the Threshold Voltage of Double-Gate, Tri-Gate and Gate-All-Around MOSFETs
    Jha, Shankaranand
    Choudhary, Santosh Kumar
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 596 - 599
  • [4] Local volume inversion and corner effects in triangular gate-all-around MOSFETs
    Moselund, Kirsten E.
    Bouvet, Didier
    Tschuor, Lucas
    Pott, Vincent
    Dainesi, Paolo
    Ionescu, Adrian M.
    [J]. ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 359 - +
  • [5] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [6] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    [J]. CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [7] Structure effects in the gate-all-around silicon nanowire MOSFETs
    Liang, Gengchiau
    [J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
  • [8] Drain current modelling of double gate-all-around (DGAA) MOSFETs
    Kumar, Arun
    Bhushan, Shiv
    Tiwari, Pramod Kumar
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (04) : 519 - 525
  • [9] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
    De Marchi, M.
    Sacchetto, D.
    Frache, S.
    Zhang, J.
    Gaillardon, P. -E.
    Leblebici, Y.
    De Micheli, G.
    [J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [10] Modeling, verification and comparison of short-channel double gate and gate-all-around MOSFETs
    Kolberg, S.
    Borli, H.
    Fjeldly, T. A.
    [J]. MATHEMATICS AND COMPUTERS IN SIMULATION, 2008, 79 (04) : 1107 - 1115