Compact Modeling of Quantization Effects for Cylindrical Gate-All-Around MOSFETs

被引：1
|
作者：
Cousin, Bastien [1 ,2 ]
Rozeau, Olivier [1 ]
Jaud, Marie-Anne [1 ]
Jomaah, Jalal [2 ]
机构：
[1] CEA, LETI, MINATEC, F-38054 Grenoble, France
[2] IMEP, MINATEC, INPG, F-38016 Grenoble, France
来源：
ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON | 2009年
关键词：
Cylindrical nanowire gate-all-around (GAA) MOSFET; compact modeling; quantum-mechanical effects (QME); THRESHOLD VOLTAGE; INVERSION LAYERS; MOBILITY;
D O I：
10.1109/ULIS.2009.4897588
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
For the first time, a continuous analytical model of quantum-mechanical effects for cylindrical undoped Si-Nanowire MOSFETs is presented in this paper. By using a variational approach, this model is suitable for both structural and electrical confinement of carriers in the nanowire. This whole explicit model is developed in order to be integrated into a surface-potential-based model. The analytical model shows excellent agreement with numerical simulations and results concerning current-voltage (I-V) characteristics demonstrate the application of our compact model to circuit simulation.
引用
收藏
页码：269 / +
页数：2
相关论文
共 50 条
  • [1] Compact modeling of quantum confinements in nanoscale gate-all-around MOSFETs
    Peng, Baokang
    Jiao, Yanxin
    Zhong, Haotian
    Rong, Zhao
    Wang, Zirui
    Xiao, Ying
    Wong, Waisum
    Zhang, Lining
    Wang, Runsheng
    Huang, Ru
    [J]. FUNDAMENTAL RESEARCH, 2024, 4 (05): : 1306 - 1313
  • [2] Modeling of nanoscale gate-all-around MOSFETs
    Jiménez, D
    Sáenz, JJ
    Iñíguez, B
    Suñé, J
    Marsal, LF
    Pallarès, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 314 - 316
  • [3] Modeling of Quasi-Ballistic Silicon Cylindrical Gate-All-Around MOSFETs
    Vimala, P.
    [J]. JOURNAL OF NANO RESEARCH, 2015, 32 : 51 - U74
  • [4] Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs
    Iniguez, Benjamin
    Fjeldly, Tor A.
    Lazaro, Antonio
    Danneville, Francois
    Deen, M. Jamal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2128 - 2142
  • [5] A compact drain current model of short-channel cylindrical gate-all-around MOSFETs
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Ghibaudo, G.
    Pananakakis, G.
    Clerc, R.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (07)
  • [6] Modeling of gate leakage in cylindrical gate-all-around transistors
    Ravi Solanki
    Saniya Minase
    Ashutosh Mahajan
    Rajendra Patrikar
    [J]. Journal of Computational Electronics, 2021, 20 : 1694 - 1701
  • [7] Modeling of gate leakage in cylindrical gate-all-around transistors
    Solanki, Ravi
    Minase, Saniya
    Mahajan, Ashutosh
    Patrikar, Rajendra
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1694 - 1701
  • [8] Comment on 'A compact drain current model of short-channel cylindrical gate-all-around MOSFETs'
    Jha, Shankaranand
    Kumar, Subindu
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (03)
  • [9] 3-D Modeling of Fringing Gate Capacitance in Gate-all-around Cylindrical Silicon Nanowire MOSFETs
    An, TaeYoon
    Kim, SoYoung
    [J]. 2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 256 - 259
  • [10] Corner effects in double-gate/gate-all-around MOSFETs
    Hou Xiao-Yu
    Zhou Fa-Long
    Huang Ru
    Zhang Xing
    [J]. CHINESE PHYSICS, 2007, 16 (03): : 812 - 816
12345