Design of area-efficient GHz range current mode frequency synthesizer using standard CMOS technology

被引:0
|
作者
Zheng, Dan-Dan [1 ]
Li, Yu-Bin [1 ]
Wang, Chang-Qi [1 ]
Huang, Kai [1 ]
Yu, Xiao-Peng [1 ]
机构
[1] Zhejiang Univ, Inst VLSI Design, Hangzhou, Zhejiang, Peoples R China
关键词
frequency-locked loop; CMOS; integrated circuit; active inductor; PHASE-LOCKED LOOPS; ACTIVE INDUCTOR;
D O I
10.2478/jee-2019-0063
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an area and power efficient current mode frequency synthesizer for system-on-chip (SoC) is proposed. A current-mode transformer loop filter suitable for low supply voltage is implemented to remove the need of a large capacitor in the loop filter, and a current controlled oscillator with additional voltage based frequency tuning mechanism is designed with an active inductor. The proposed design is further integrated with a fully programmable frequency divider to maintain a good balance among output frequency operating range, power consumption as well as silicon area. A test chip is implemented in a standard 0.13 mu m CMOS technology, measurement result demonstrates that the proposed design has a working range from 916 MHz to 1.1 lGHz and occupies a silicon area of 0.25 mm(2) while consuming 8.4 mW from a 1.2 V supply.
引用
收藏
页码:323 / 328
页数:6
相关论文
共 50 条
  • [21] Area-Efficient Intellectual Property (IP) Design of Advanced Encryption Standard
    Lee, Useok
    Kim, Ho Keun
    Lee, Jeahack
    Sunwoo, Myung Hoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (10) : 3797 - 3801
  • [22] Design of area-efficient IIR filter using FPPE
    Ramyarani, Nallathambi
    Subbiah, Veerana
    Deepa, Prabhakaran
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2019, 27 (03) : 2321 - 2330
  • [23] Power and area-efficient static current mode logic frequency divider in 180-nm complementary metal-oxide-semiconductor technology
    Maity, Subhanil
    Jana, Sanjay Kumar
    Som, Indranil
    Bhattacharyya, Tarun Kanti
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (08) : 2396 - 2410
  • [24] High-speed area-efficient multiplier design using multiple-valued current-mode circuits - Reply
    Kawahito, S
    Ishida, M
    Nakamura, T
    Kameyama, M
    Higuchi, T
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (05) : 639 - 639
  • [25] High-speed area-efficient multiplier design using multiple-valued current-mode circuits - Comments
    Parhami, B
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (05) : 637 - 638
  • [26] An Area-Efficient Multistage 3.0-to 8.5-GHz CMOS UWB LNA Using Tunable Active Inductors
    Reja, Md. Mahbub
    Moez, Kambiz
    Filanovsky, Igor
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (08) : 587 - 591
  • [27] Design of 0.35-ps RMS Jitter 4.4–5.6-GHz Frequency Synthesizer with Adaptive Frequency Calibration Using 55-nm CMOS Technology
    Yusong Qiu
    Lei Zhao
    Feng Zhang
    Circuits, Systems, and Signal Processing, 2018, 37 : 1479 - 1504
  • [28] Design of Active Inductor at 2.4 GHz frequency using 180 nm CMOS Technology
    Kumar, Rajan
    Sachan, Divyesh
    Yadav, Sonu Singh
    Sihara, Ankit Kumar
    Misra, Prasanna Kumar
    2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 477 - 481
  • [29] A 35-GHz Frequency Synthesizer Using Frequency Doubling and Phase Rotating Technology
    Yang, Ching-Yuan
    Chang, Chih-Hsiang
    Weng, Jun-Hong
    2013 13TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT): COMMUNICATION AND INFORMATION TECHNOLOGY FOR NEW LIFE STYLE BEYOND THE CLOUD, 2013, : 266 - 270
  • [30] Design of 0.35-ps RMS Jitter 4.4-5.6-GHz Frequency Synthesizer with Adaptive Frequency Calibration Using 55-nm CMOS Technology
    Qiu, Yusong
    Zhao, Lei
    Zhang, Feng
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (04) : 1479 - 1504