Design of area-efficient GHz range current mode frequency synthesizer using standard CMOS technology

被引:0
|
作者
Zheng, Dan-Dan [1 ]
Li, Yu-Bin [1 ]
Wang, Chang-Qi [1 ]
Huang, Kai [1 ]
Yu, Xiao-Peng [1 ]
机构
[1] Zhejiang Univ, Inst VLSI Design, Hangzhou, Zhejiang, Peoples R China
关键词
frequency-locked loop; CMOS; integrated circuit; active inductor; PHASE-LOCKED LOOPS; ACTIVE INDUCTOR;
D O I
10.2478/jee-2019-0063
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an area and power efficient current mode frequency synthesizer for system-on-chip (SoC) is proposed. A current-mode transformer loop filter suitable for low supply voltage is implemented to remove the need of a large capacitor in the loop filter, and a current controlled oscillator with additional voltage based frequency tuning mechanism is designed with an active inductor. The proposed design is further integrated with a fully programmable frequency divider to maintain a good balance among output frequency operating range, power consumption as well as silicon area. A test chip is implemented in a standard 0.13 mu m CMOS technology, measurement result demonstrates that the proposed design has a working range from 916 MHz to 1.1 lGHz and occupies a silicon area of 0.25 mm(2) while consuming 8.4 mW from a 1.2 V supply.
引用
收藏
页码:323 / 328
页数:6
相关论文
共 50 条
  • [31] Design of Low Power, High Speed PLL Frequency Synthesizer using Dynamic CMOS VLSI Technology
    Nirmalraj, T.
    Radhakrishnan, S.
    Karn, Rakesh Kumar
    Pandiyan, S. K.
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1074 - 1076
  • [32] An Area-Efficient Noise-Adaptive Neural Amplifier in 130 nm CMOS Technology
    Chaturvedi, Vikram
    Amrutur, Bharadwaj
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (04) : 536 - 545
  • [33] Design Method for Area-efficient and Uniform Channel DACs in Current-mode AMOLED Display Data Drivers
    Jeon, Yong-Joon
    Jeon, Jin-Yong
    Lee, Sung-Woo
    Cho, Gyu-Hyeong
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (02) : 271 - 279
  • [34] Low-power area-efficient wide-range robust CMOS temperature sensors
    Jawed, Syed Arsalan
    Qureshi, Waqar Ahmed
    Shafique, Atia
    Qureshi, Junaid Ali
    Hameed, Abdul
    Ahmed, Moaaz
    MICROELECTRONICS JOURNAL, 2013, 44 (02) : 119 - 127
  • [35] Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration
    Molavi, Reza
    Djahanshahi, Hormoz
    Zavari, Rod
    Mirabbasi, Shahriar
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2013, 2013
  • [36] A 17.5-22.5 GHz Fractional - N Wideband Frequency Synthesizer in 65 nm CMOS Technology
    Giannakidis, K.
    Sgourenas, S.
    Kanteres, A.
    Kalivas, G.
    Moustakas, K.
    Siskos, S.
    2016 11TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2016, : 209 - 212
  • [37] A CMOS frequency synthesizer with self-biasing current source for a 5 GHz wireless LAN receiver
    Centro de Estudios e Investigaciones Técnicas de Gipuzkoa , San Sebastian, Spain
    不详
    Microwave J, 2 (68-98):
  • [38] Area-Efficient Layout Design of Comparator using Cascaded Technique
    Trikha, Manish
    Mehra, Rajesh
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENGINEERING AND APPLICATIONS (ICACEA), 2015, : 619 - 623
  • [39] Low Voltage Area Efficient Current-Mode CMOS Bandgap Reference in Deep Submicron Technology
    Kleczek, Rafal
    Grybos, Pawel
    2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 247 - 251
  • [40] A low-phase-noise area-efficient 3-D LC VCO in standard 0.18-um CMOS technology
    Chen, Hsiao-Chin
    Wang, Tao
    Lu, Shey-Shi
    Huang, Guo-Wei
    CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 202 - 205