共 50 条
- [31] Design of Low Power, High Speed PLL Frequency Synthesizer using Dynamic CMOS VLSI Technology 2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1074 - 1076
- [36] A 17.5-22.5 GHz Fractional - N Wideband Frequency Synthesizer in 65 nm CMOS Technology 2016 11TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2016, : 209 - 212
- [37] A CMOS frequency synthesizer with self-biasing current source for a 5 GHz wireless LAN receiver Microwave J, 2 (68-98):
- [38] Area-Efficient Layout Design of Comparator using Cascaded Technique 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENGINEERING AND APPLICATIONS (ICACEA), 2015, : 619 - 623
- [39] Low Voltage Area Efficient Current-Mode CMOS Bandgap Reference in Deep Submicron Technology 2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 247 - 251
- [40] A low-phase-noise area-efficient 3-D LC VCO in standard 0.18-um CMOS technology CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 202 - 205