Built-in self-test and defect tolerance in molecular electron ics-based nanofabrics

被引:5
|
作者
Wang, Zhangle [1 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
关键词
nanotechnology; nanofabric; BIST; defect tolerance; molecular electronics; CAEN; chemically assembled; reconfiguration;
D O I
10.1007/s10836-006-0550-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a built-in self-test (BIST) procedure for nanofabrics implemented using chemically assembled electronic nanotechnology. Several fault detection configurations are presented to target stuck-at faults, shorts, opens, and connection faults in nanoblocks and switchblocks. The detectability of multiple faults in blocks within the nanofabric is also considered. We present an adaptive recovery procedure through which we can identify defect-free nanoblocks and switchblocks in the nanofabric-under-test. The proposed BIST, recovery, and defect tolerance procedures are based on the reconfiguration of the nanofabric to achieve complete fault coverage for different types of faults. We show that a large fraction of defect-free blocks can be recovered using a small number of BIST configurations. We also present simple bounds on the recovery that can be achieved for a given defect density. Simulation results are presented for various nanofabric sizes, different defect densities, and for random and clustered defects. The proposed BIST procedure is well suited for regular and dense architectures that have high defect densities.
引用
收藏
页码:145 / 161
页数:17
相关论文
共 50 条
  • [21] BUILT-IN SELF-TEST OF A CMOS ALU
    CERNY, E
    ABOULHAMID, M
    BOIS, G
    CLOUTIER, J
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 38 - 48
  • [22] Storage and Counter Based Logic Built-In Self-Test
    Pomeranz, Irith
    IEEE ACCESS, 2023, 11 : 139335 - 139344
  • [23] Built-in self-test for signal integrity
    Nourani, M
    Attarha, A
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 792 - 797
  • [24] BUILT-IN SELF-TEST OF DIGITAL DECIMATORS
    ADHAM, S
    KASSAB, M
    RAJSKI, J
    TYSZER, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (07): : 486 - 492
  • [25] Programmable deterministic Built-In Self-Test
    Hakmi, Abdul-Wahid
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    Souef, Laurent
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 476 - +
  • [26] Built-in self-test of FPGA interconnect
    Stroud, C
    Wijesuriya, S
    Hamilton, C
    Abramovici, M
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 404 - 411
  • [27] Built-in self-test with an alternating output
    Bogue, T
    Gossel, M
    Jurgensen, H
    Zorian, Y
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 180 - 184
  • [28] Built-in self-test of MEMS accelerometers
    Deb, N
    Blanton, RD
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2006, 15 (01) : 52 - 68
  • [29] LOCST - A BUILT-IN SELF-TEST TECHNIQUE
    LEBLANC, JJ
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (04): : 45 - 52
  • [30] BUILT-IN SELF-TEST IS HERE TO STAY
    AGARWAL, VK
    EE-EVALUATION ENGINEERING, 1994, 33 (12): : 8 - 8